US5793082A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-aligned gate sidewall spacer in a corrugated FET
Assignee: International Business Machines Corp
•
Filing: 1996-01-16
•
Granted: 1998-08-11
•
Expires: 2016-01-16
Abstract
Abstract A self-aligned gate sidewall spacer and method of forming the sidewall spacer in a corrugated FET structure, comprising the steps of depositing a first oxide layer on a substrate; forming a substrate trench, having a substrate trench bottom and substrate trench sidewalls in the substrate; forming a gate electrode trench intersecting the substrate trench and filling the gate electrode trench with gate polysilicon for forming a gate electrode, the gate electrode having first and second gate sidewalls; depositing a second oxide layer over the gate electrode trench and substrate trench; and etching the second oxide layer for forming a sidewall spacer on each of the first and second gate sidewalls.
Inventors
- 👤 Andres Bryant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:24
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/026; H10D30/60; H10D30/67; H10D30/6757; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/292
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
111 words
A corrugated field effect transistor (FET) structure having a self-aligned gate sidewall spacer, comprising: a substrate having a substrate trench defining a substrate trench bottom and substrate trench sidewalls, said substrate trench sidewalls extending upward from said substrate trench bottom; a gate electrode intersecting said substrate trench, said gate electrode having first and second gate electrode sidewalls extending upward from said substrate trench bottom; a gate oxide layer in contact with each of said first and second gate electrode sidewalls; an intrinsic polysilicon spacer contacting said gate oxide layer on each of said first and second gate electrode sidewalls; and source and drain regions in and along said substrate trench sidewalls.
Claim 2
Dependent Claim
111 words
A corrugated field effect transistor (FET) structure having a self-aligned gate sidewall spacer, comprising: a substrate having a substrate trench defining a substrate trench bottom and substrate trench sidewalls, said substrate trench sidewalls extending upward from said substrate trench bottom; a gate electrode intersecting said substrate trench, said gate electrode having first and second gate electrode sidewalls extending upward from said substrate trench bottom; a gate oxide layer in contact with each of said first and second gate electrode sidewalls; an intrinsic polysilicon spacer contacting said gate oxide layer on each of said first and second gate electrode sidewalls; and source and drain regions in and along said substrate trench sidewalls.
Claim 3
Dependent Claim
20 words
The corrugated field effect transistor as in claim 1, further comprising a thermal oxide layer on the substrate trench bottom.
Claim 4
Dependent Claim
17 words
The corrugated field effect transistor as in claim 2, further comprising an oxide layer over the substrate.
Claim 5
Dependent Claim
24 words
The corrugated field effect transistor as in claim 1, wherein said source and drain regions are formed by one of angled implants and diffusion.
Claim 6
Dependent Claim
15 words
The corrugated field effect transistor of claim 3, wherein said oxide layer comprises silicon oxide.
Claim 7
Dependent Claim
17 words
The corrugated field effect transistor as in claim 1, wherein said gate electrode has a pillar structure.
Claim 8
Dependent Claim
30 words
The corrugated field effect transistor as in claim 1, wherein said substrate trench sidewalls and said first and second gate electrode sidewalls are oriented vertical to said substrate trench bottom.
Claim 9
Dependent Claim
36 words
The corrugated field effect transistor as in claim 1, wherein said substrate trench sidewalls comprise first and second trench sidewalls oriented vertically to said substrate trench bottom and facing each other over said substrate trench bottom.
Claim 10
Dependent Claim
17 words
The corrugated field effect transistor as in claim 1, wherein said gate electrode is encapsulated in oxide.
References Cited (Backward Citations)
US4638344A
Cited
US4670764A
Cited
US4635084A
Cited
US4835585A
Cited
US4701996A
Cited
US4648173A
Cited
US4811067A
Cited
USRE33972E
Cited
US4835584A
Cited
US4838991A
Cited
JPH02105576A
Cited
US5281547A
Cited
JPH03160761A
Cited
US5132238A
Cited
US5049515A
Cited
US5302846A
Cited
US5122848A
Cited
US5414287A
Cited
US5453635A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-10 | 2002-02-09 | 2002-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-10 | 2006-02-09 | 2006-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-10 | 2010-02-09 | 2010-08-11 | $7700.00 | Window Closed / Lapsed |