← Back to Patent Explorer
US5783458A Expired / Lapsed US ⏱️ 0.0 years remaining

Asymmetrical p-channel transistor having nitrided oxide patterned to allow select formation of a grown sidewall spacer

Assignee: Advanced Micro Devices Inc
•
Filing: 1996-10-01
•
Granted: 1998-07-21
•
Expires: 2016-10-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Various processes are provided for producing a p-channel and/or n-channel transistor. The present processes are thereby applicable to NMOS, PMOS or CMOS integrated circuits, any of which derive a benefit from having an asymmetrical LDD structure. The asymmetrical structure can be produced on a p-channel or n-channel transistor in various ways. According, the present process employs various techniques to form an asymmetrical transistor. The various techniques employ processing steps which vary depending upon the LDD result desired. First, the LDD implant can be performed only in the drain-side of the channel, or in the drain-side as well as the source-side. Second, the gate conductor sidewall surface adjacent the drain can be made thicker than the sidewall surface adjacent the source. Thickening of the drain-side sidewall spacer can be achieved either by depositing oxide upon a nitride-bearing film, or by growing additional oxide upon an exposed silicon surface having the source-side sidewall protected from growth. Third, the drain-side can be enhanced relative to the source-side by using an LTA implant. There may be numerous other modifications and alternative processing steps, all of which are described herein. Regardless of the sequence chosen, a barrier implant may be employed to prevent deleterious ingress of p-type implant species into the channel region. The present fabrication sequence reduces source-side resistance to enhance drive current-a desirable outcome for high speed circuits.

Inventors

  • 👤 Daniel Kadosh
  • 👤 Robert Dawson
  • 👤 Fred N. Hause

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:00
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D30/00; H10D30/01; H10D30/021; H10D30/0221; H10D30/60; H10D30/601; H10D30/603; H10D64/01332; H10D64/01336; H10D64/01338; H10D64/60; H10D64/66; H10D64/661; H10D30/605

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 127 words
A method for forming a p-channel transistor, comprising: providing a silicon substrate having a source region and a drain region laterally spaced from each other by a gate conductor; implanting a first p-type dopant into said source region and said drain region; exposing said drain region, said source region and said gate conductor to a nitrogen and oxygen ambient to form a nitrided oxide; forming an opening through said layer of nitrided oxide to expose only said drain region and a sidewall surface of said gate conductor adjacent said drain region; growing a drain-side spacer oxide upon the exposed said drain region and said sidewall surface; and while retaining said layer of nitrided oxide, implanting a second p-type dopant into said source region and said drain region.
Claim 2
Independent Claim 127 words
A method for forming a p-channel transistor, comprising: providing a silicon substrate having a source region and a drain region laterally spaced from each other by a gate conductor; implanting a first p-type dopant into said source region and said drain region; exposing said drain region, said source region and said gate conductor to a nitrogen and oxygen ambient to form a nitrided oxide; forming an opening through said layer of nitrided oxide to expose only said drain region and a sidewall surface of said gate conductor adjacent said drain region; growing a drain-side spacer oxide upon the exposed said drain region and said sidewall surface; and while retaining said layer of nitrided oxide, implanting a second p-type dopant into said source region and said drain region.
Claim 3
Dependent Claim 30 words
The method as recited in claim 1, wherein said source region and said drain region comprise areas of said silicon substrate prior to first and second p-type dopant forwarded therein.
Claim 4
Dependent Claim 35 words
The method as recited in claim 1, wherein said first p-type dopant is implanted into said source and drain regions at a concentration less than the concentration at which said second p-type dopant is implanted.
Claim 5
Dependent Claim 25 words
The method as recited in claim 1, wherein said first p-type dopant comprises BF 2 and wherein said second p-type dopant comprises B 11 .
Claim 6
Dependent Claim 36 words
The method as recited in claim 1, wherein said forming an opening comprises selectively removing said layer of nitrided oxide only above said drain region and a portion of said gate conductor adjacent said drain region.
Claim 7
Dependent Claim 25 words
The method as recited in claim 1, wherein said growing comprises subjecting the exposed said drain region and said sidewall surface to an oxidizing agent.
Claim 8
Dependent Claim 33 words
The method as recited in claim 1, wherein the steps of implanting said first and second p-type dopants comprises implanting at an angle approximately perpendicular to an upper surface of said silicon substrate.
Claim 9
Dependent Claim 32 words
The method as recited in claim 1, further comprising growing a symmetrical spacer oxide upon said gate conductor, said drain and said source before the step of growing said drain-side spacer oxide.
Claim 10
Dependent Claim 33 words
The method as recited in claim 8, wherein said growing the symmetrical oxide comprises growing silicon dioxide upon opposed sidewall surfaces of said gate conductor adjacent said source region and said drain region.
Claim 11
Dependent Claim 34 words
The method as recited in claim 1, wherein said drain-side spacer oxide is grown on said sidewall surface which extends as a lateral surface of said gate conductor substantially perpendicular to said silicon substrate.
Claim 12
Dependent Claim 48 words
The method as recited in claim 1, wherein said gate conductor is formed by the steps of: depositing a layer of polycrystalline silicon upon a dielectric which resides directly upon said silicon substrate; doping said layer of polycrystalline silicon; and removing portions of said layer of polycrystalline silicon.
Claim 13
Dependent Claim 27 words
The method as recited in claim 1, wherein said exposing comprises exposing said drain region to a low pressure chemical vapor deposition chamber to form a nitride.
Claim 14
Dependent Claim 27 words
The method as recited in claim 1, wherein said exposing comprises exposing said drain region to a plasma enhanced chemical vapor deposition chamber to form a nitride.
Claim 15
Dependent Claim 27 words
The method as recited in claim 1, wherein said exposing comprises exposing said drain region to a low pressure chemical vapor deposition chamber to form an oxynitride.
Claim 16
Dependent Claim 27 words
The method as recited in claim 1, wherein said exposing comprises exposing said drain region to a plasma enhanced chemical vapor deposition chamber to form an oxynitride.

References Cited (Backward Citations)

US4272881A Cited
US4962054A Cited
DE3939319A1 Cited
US5547885A Cited
US5296398A Cited
US5200358A Cited
EP0575099A1 Cited
JPH07326736A Cited
US5525552A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-07-20 2002-01-19 2002-07-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-07-20 2006-01-19 2006-07-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-07-20 2010-01-19 2010-07-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag