Patent US5780896A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5780896A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having shallow impurity region without short-circuit between gate electrode and source and drain regions and process of fabrication thereof

Assignee: Renesas Electronics Corp
•
Filing: 1996-12-19
•
Granted: 1998-07-14
•
Expires: 2016-12-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Elevated source and drain regions epitaxially grown on both sides of a gate structure cause a dopant impurity to form an extremely shallow p-n junctions in a semiconductor substrate so as to prevent a field effect transistor from a short channel effect, and side wall spacers include pad layers of silicon nitride and spacer layers of silicon oxide formed on the pad layers so that the elevated source and drain regions form boundaries to the pad layers without a facet and a silicon layer on the spacer layers.

Inventors

  • 👤 Atsuki Ono

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:08
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10W; H10W10/00; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0275; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/27; H10P14/271; H10P14/32; H10P14/3202; H10P14/3204; H10P14/3211; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/3438; H10P14/3441; H10P14/3444; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; H10W10/01; Y; Y10; Y10S; Y10S257/00; Y10S257/90

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 231 words
A semiconductor device having a field effect transistor formed on a semiconductor base layer, said field effect transistor comprising: a gate insulating layer formed on a first area of said semiconductor base layer; a gate electrode formed on said gate insulating layer; side wall spacers formed on second areas of said semiconductor base layer on both sides of said first area, and held in contact with side surfaces of said gate electrode, said side wall spacers including pad layers formed of a first insulating material and respectively having first bottom surfaces respectively held in contact with said second areas, first upper surfaces and first side surfaces, and spacing layers formed of a second insulating material and respectively having second bottom surfaces respectively held in contact with said first upper surfaces of said pad layers; and source and drain regions including conductive layers formed of a semiconductor material epitaxially grown on third areas on opposite sides of said second areas to said first area and having second side surfaces respectively held in contact with said first side surfaces, said semiconductor material having a small selectivity of epitaxial growth to said first insulating material and a large selectivity of epitaxial growth to said second insulating material, and impurity portions of said semiconductor base layer respectively providing said third areas overlain by said conductive layers and opposed to each other through said first area.
Claim 2
Dependent Claim 231 words
A semiconductor device having a field effect transistor formed on a semiconductor base layer, said field effect transistor comprising: a gate insulating layer formed on a first area of said semiconductor base layer; a gate electrode formed on said gate insulating layer; side wall spacers formed on second areas of said semiconductor base layer on both sides of said first area, and held in contact with side surfaces of said gate electrode, said side wall spacers including pad layers formed of a first insulating material and respectively having first bottom surfaces respectively held in contact with said second areas, first upper surfaces and first side surfaces, and spacing layers formed of a second insulating material and respectively having second bottom surfaces respectively held in contact with said first upper surfaces of said pad layers; and source and drain regions including conductive layers formed of a semiconductor material epitaxially grown on third areas on opposite sides of said second areas to said first area and having second side surfaces respectively held in contact with said first side surfaces, said semiconductor material having a small selectivity of epitaxial growth to said first insulating material and a large selectivity of epitaxial growth to said second insulating material, and impurity portions of said semiconductor base layer respectively providing said third areas overlain by said conductive layers and opposed to each other through said first area.
Claim 3
Dependent Claim 31 words
The semiconductor device as set forth in claim 1, in which said semiconductor material, said first insulating material and said second insulating material are silicon, silicon nitride and silicon oxide, respectively.
Claim 4
Dependent Claim 36 words
The semiconductor device as set forth in claim 1, in which said first side surfaces have a height from said second areas approximately equal to a height of said second side surfaces from said third areas.
Claim 5
Dependent Claim 33 words
The semiconductor device as set forth in claim 3, in which said height of said first side surfaces and said height of said second side surfaces range between 30 nanometers to 50 nanometers.

References Cited (Backward Citations)

JPS6181664A Cited
JPS6194371A Cited
US4818714A Cited
US4951100A Cited
US5324974A Cited
US5182619A Cited
US5521411A Cited
JPH06104276A Cited
US5670804A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-07-13 2002-01-12 2002-07-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-07-13 2006-01-12 2006-07-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-07-13 2010-01-12 2010-07-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag