US5777756A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video processing apparatus with multiple image signal integration and reduction for decreasing noise
Assignee: Nikon Corp
•
Filing: 1995-05-19
•
Granted: 1998-07-07
•
Expires: 2015-05-19
Abstract
Abstract A video processing apparatus uses multiple image signal integration and reduction for decreasing noise. A television camera picks up an image of a still object and outputs image signals repetitively. An adder adds each newly outputted signal to the sum of previously outputted image signals stored in a memory and stores each new sum of image signals in the memory. A circuit divides each new sum of image signals by the number of times the adder has performed additions, thereby providing a signal that is displayed on a monitor.
Inventors
- 👤 Hirofumi Hidari
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 16:20
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/21; H04N23/00; H04N23/80; H04N23/81
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
212 words
An image processing apparatus for reducing noise in an analog image signal corresponding to a plurality of repetitive images of a still object scene output by a television camera comprising: an A/D converter for converting the analog image signal to a digital image signal; a memory for storing the digital image signals; an adder, having inputs connected to the output of the A/D converter and the output of the memory, which adds each outputted digital image signal from the A/D converter to the contents stored in the memory, and the output of the adder being connected to the input of the memory such that the output of the adder is stored in the memory; a pallet RAM connected to the output of the memory which divides each sum of digital image signals by a denominator equal to the number of times the adder has performed addition and outputs a resultant image signal having a brightness level approximately equal to a brightness level of the image signals and a noise level less than a noise level of the image signals, every time the adder performs addition; and a controller which sets the denominator in the pallet RAM based upon the number of times the adder has performed additions for each still object scene.
Claim 2
Dependent Claim
212 words
An image processing apparatus for reducing noise in an analog image signal corresponding to a plurality of repetitive images of a still object scene output by a television camera comprising: an A/D converter for converting the analog image signal to a digital image signal; a memory for storing the digital image signals; an adder, having inputs connected to the output of the A/D converter and the output of the memory, which adds each outputted digital image signal from the A/D converter to the contents stored in the memory, and the output of the adder being connected to the input of the memory such that the output of the adder is stored in the memory; a pallet RAM connected to the output of the memory which divides each sum of digital image signals by a denominator equal to the number of times the adder has performed addition and outputs a resultant image signal having a brightness level approximately equal to a brightness level of the image signals and a noise level less than a noise level of the image signals, every time the adder performs addition; and a controller which sets the denominator in the pallet RAM based upon the number of times the adder has performed additions for each still object scene.
Claim 3
Dependent Claim
26 words
An image processing apparatus according to claim 1, wherein the circuit performs the division by multiplying the extracted sum by 1/N, where N is the denominator.
Claim 4
Dependent Claim
25 words
An image processing apparatus, as set forth in claim 1, wherein the pallet RAM is adapted to perform gamma correction on the resultant image signal.
References Cited (Backward Citations)
US4031364A
Cited
US4160998A
Cited
US4334237A
Cited
US4303943A
Cited
US4392128A
Cited
US4408228A
Cited
US4523229A
Cited
US4581642A
Cited
US4876734A
Cited
US5019908A
Cited
US4987481A
Cited
US5303051A
Cited
US5442462A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-06 | 2002-01-05 | 2002-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-06 | 2006-01-05 | 2006-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-06 | 2010-01-05 | 2010-07-07 | $7700.00 | Window Closed / Lapsed |