Patent US5774392A successfully refreshed from Google Patents.
US5774392A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bootstrapping circuit utilizing a ferroelectric capacitor
Assignee: Ramtron International Corp
•
Filing: 1996-03-28
•
Granted: 1998-06-30
•
Expires: 2016-03-28
Abstract
Abstract A ferroelectric memory array includes a word line coupled to a row of ferroelectric memory cells and a word line driver circuit for establishing a full power supply voltage on the word line. A bootstrapping circuit is coupled between the word line and a boost line for receiving a boost signal. The bootstrapping circuit includes a ferroelectric capacitor and coupling circuitry for coupling the ferroelectric capacitor between the boost line and the word line in a first operational mode such that the peak voltage on the word line is greater than the power supply voltage, and for isolating the ferroelectric capacitor from the boost line in a second operational mode. In operation, a selected word line is precharged to a full VDD power supply voltage, the ferroelectric capacitor associated with the selected word line is coupled to the boost line, the ferroelectric capacitors associated with non-selected word lines are electrically isolated from the boost line, and the boost line transitions from zero volts to VDD such that the voltage on the selected word line is boosted to a voltage greater than the VDD power supply voltage.
Inventors
- 👤 William F. Kraus
- 👤 Dennis R. Wilson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 19:11
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/22
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
150 words
A bootstrap circuit comprising: an input node for receiving an input signal; an output node for providing an output signal; a ferroelectric capacitor including a first plate coupled to the output node, and a second plate; and coupling means including a first transistor having a current path coupled between an intermediate node and the output node, and a control node coupled to a source of power supply voltage, and a second transistor having a current path coupled between the input node and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node for coupling the ferroelectric capacitor between the input node and the output node in a first operational mode such that the peak voltage of the output signal is greater than the peak voltage of the input signal, and for isolating the ferroelectric capacitor from the input node in a second operational mode.
Claim 2
Dependent Claim
150 words
A bootstrap circuit comprising: an input node for receiving an input signal; an output node for providing an output signal; a ferroelectric capacitor including a first plate coupled to the output node, and a second plate; and coupling means including a first transistor having a current path coupled between an intermediate node and the output node, and a control node coupled to a source of power supply voltage, and a second transistor having a current path coupled between the input node and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node for coupling the ferroelectric capacitor between the input node and the output node in a first operational mode such that the peak voltage of the output signal is greater than the peak voltage of the input signal, and for isolating the ferroelectric capacitor from the input node in a second operational mode.
Claim 3
Dependent Claim
20 words
A bootstrap circuit as in claim 1 in which the first and second transistors each comprise an N-channel MOS transistor.
Claim 4
Dependent Claim
147 words
A bootstrap circuit comprising: an input node for receiving an input signal; an output node for providing an output signal; a ferroelectric capacitor including a first plate coupled to the output node, and a second plate; and coupling means including a first transistor having a current path coupled between an intermediate node and the output node, and a control node for receiving a control signal, and a second transistor having a current path coupled between the input node and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node for coupling the ferroelectric capacitor between the input node and the output node in a first operational mode such that the peak voltage of the output signal is greater than the peak voltage of the input signal, and for isolating the ferroelectric capacitor from the input node in a second operational mode.
Claim 5
Dependent Claim
147 words
A bootstrap circuit comprising: an input node for receiving an input signal; an output node for providing an output signal; a ferroelectric capacitor including a first plate coupled to the output node, and a second plate; and coupling means including a first transistor having a current path coupled between an intermediate node and the output node, and a control node for receiving a control signal, and a second transistor having a current path coupled between the input node and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node for coupling the ferroelectric capacitor between the input node and the output node in a first operational mode such that the peak voltage of the output signal is greater than the peak voltage of the input signal, and for isolating the ferroelectric capacitor from the input node in a second operational mode.
Claim 6
Dependent Claim
20 words
A bootstrap circuit as in claim 3 in which the first and second transistors each comprise an N-channel MOS transistor.
Claim 7
Dependent Claim
95 words
A ferroelectric memory array comprising: a word line coupled to a plurality of ferroelectric memory cells; a word line driver circuit for establishing a full power supply voltage on the word line; a ferroelectric capacitor; a boost line for receiving a boost signal; and coupling means for coupling the ferroelectric capacitor between the boost line and the word line in a first operational mode such that the peak voltage on the word line is greater than the power supply voltage, and for isolating the ferroelectric capacitor from the boost line in a second operational mode.
Claim 8
Dependent Claim
95 words
A ferroelectric memory array comprising: a word line coupled to a plurality of ferroelectric memory cells; a word line driver circuit for establishing a full power supply voltage on the word line; a ferroelectric capacitor; a boost line for receiving a boost signal; and coupling means for coupling the ferroelectric capacitor between the boost line and the word line in a first operational mode such that the peak voltage on the word line is greater than the power supply voltage, and for isolating the ferroelectric capacitor from the boost line in a second operational mode.
Claim 9
Dependent Claim
88 words
A bootstrap circuit as in claim 5 in which the ferroelectric capacitor includes a first plate coupled to the word line, and a second plate, and the coupling means comprises: a first transistor having a current path coupled between an intermediate node and the word line, and a control node coupled to a source of power supply voltage; and a second transistor having a current path coupled between the boost line and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node.
Claim 10
Dependent Claim
20 words
A bootstrap circuit as in claim 6 in which the first and second transistors each comprise an N-channel MOS transistor.
Claim 11
Dependent Claim
85 words
A bootstrap circuit as in claim 5 in which the ferroelectric capacitor includes a first plate coupled to the word line, and a second plate, and the coupling means comprises: a first transistor having a current path coupled between an intermediate node and the word line, and a control node for receiving a control signal; and a second transistor having a current path coupled between the boost line and the second plate of the ferroelectric capacitor, and a control node coupled to the intermediate node.
Claim 12
Dependent Claim
20 words
A bootstrap circuit as in claim 8 in which the first and second transistors each comprise an N-channel MOS transistor.
Claim 13
Dependent Claim
29 words
A bootstrap circuit as in claim 5 in which the word line driver circuit further comprises means for electrically isolating the word line driver circuit from the word line.
Claim 14
Dependent Claim
19 words
A bootstrap circuit as in claim 5 in which the ferroelectric memory cells comprise one-transistor, one-capacitor ferroelectric memory cells.
Claim 15
Dependent Claim
19 words
A bootstrap circuit as in claim 5 in which the ferroelectric memory cells comprise two-transistor, two-capacitor ferroelectric memory cells.
Claim 16
Dependent Claim
25 words
A bootstrap circuit as in claim 5 in which the ferroelectric material used in the ferroelectric memory cells and the ferroelectric capacitor is the same.
Claim 17
Dependent Claim
14 words
A bootstrap circuit as in claim 13 in which the ferroelectric material comprises PZT.
Claim 18
Dependent Claim
14 words
A bootstrap circuit as in claim 13 in which the ferroelectric material comprises SBT.
Claim 19
Independent Claim
93 words
A method of operating a ferroelectric memory array including a plurality of word lines each coupled to a ferroelectric capacitor, the method comprising the steps of: precharging a selected word line to a full VDD power supply voltage; coupling the ferroelectric capacitor associated with the selected word line to a boost line; electrically isolating the ferroelectric capacitors associated with non-selected word lines from the boost line; and voltage stepping the boost line such that the voltage on the selected word line is boosted to a voltage greater than the VDD power supply voltage.
Claim 20
Independent Claim
93 words
A method of operating a ferroelectric memory array including a plurality of word lines each coupled to a ferroelectric capacitor, the method comprising the steps of: precharging a selected word line to a full VDD power supply voltage; coupling the ferroelectric capacitor associated with the selected word line to a boost line; electrically isolating the ferroelectric capacitors associated with non-selected word lines from the boost line; and voltage stepping the boost line such that the voltage on the selected word line is boosted to a voltage greater than the VDD power supply voltage.
Claim 21
Dependent Claim
40 words
The method of claim 16 in which the voltage stepping step comprises the step of voltage stepping the boost line such that the voltage on the selected word line is boosted to a voltage greater than VDD+V TN +0.5 volts.
Claim 22
Dependent Claim
31 words
The method of claim 16 in which the voltage stepping step comprises the step of voltage stepping the boost line with a voltage step having an incremental voltage of VDD volts.
Claim 23
Dependent Claim
26 words
The method of claim 16 further comprising the step of electrically isolating the selected word line from the ferroelectric memory array subsequent to the precharging step.
References Cited (Backward Citations)
US4291393A
Cited
US4397003A
Cited
US5146299A
Cited
US5128563A
Cited
US5329186A
Cited
US5349247A
Cited
US5345415A
Cited
US5361237A
Cited
US5610519A
Cited
US5608667A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-29 | 2001-12-29 | 2002-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-29 | 2005-12-29 | 2006-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-29 | 2009-12-29 | 2010-06-30 | $7700.00 | Window Closed / Lapsed |