Patent US4611448A successfully refreshed from Google Patents.
Patent US5767547A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5767547A Expired / Lapsed US ⏱️ 0.0 years remaining

High voltage thin film transistor having a linear doping profile

Assignee: NXP BV
•
Filing: 1995-05-23
•
Granted: 1998-06-16
•
Expires: 2015-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention is directed to a thin film transistor having a linear doping profile between the gate and drain regions. This is constructed in a particular manner in order to achieve a thin film transistor having a significantly high breakdown voltage of the order of 700 to 900 volts, much greater than that achieved in the prior art.

Inventors

  • 👤 Steven L. Merchant
  • 👤 Emil Arnold

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 14:32
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D12/00; H10D12/411; H10D12/421; H10D30/60; H10D30/67; H10D30/6704; H10D30/6708; H10D30/6713; H10D30/6715; H10D30/6717; H10D8/00; H10D62/00; H10D62/10; H10D62/124; H10D62/126; H10D62/13; H10D62/149; H10D62/151; H10D62/156; H10D62/157; H10D64/00; H10D64/111; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 332 words
A high voltage, semiconductor-on-insulator electronic device, comprising: a substrate; a first insulating layer disposed on the substrate, the first insulating layer having a first insulating layer thickness; a semiconductor layer disposed on the first insulating layer, wherein the semiconductor layer further comprises in lateral sequence a source region, a body region, a thin drift region and a drain region; a gate oxide layer disposed atop the source, body and drift regions; a gate region disposed atop the gate oxide layer; a second insulating layer next to the gate oxide layer and the gate region and disposed atop the drift region; wherein the drift region has a length L, describing the distance between the body region and the drain region along the drift region, a drift region thickness perpendicular to said length L, and a substantially linear doping profile along the length L of said drift region, from a minimum value the drift region adjacent to the body region, to a maximum value adjacent to the drain region; wherein length L is substantially in the range of 10 microns to 60 microns; wherein the drift region thickness is less than or equal to about 1 micron; wherein the substantially linear doping profile is described at any point along the length of the drift region X microns distant from the body region by the relationship: Q(X)=Q(0)+(X/L)Q.sub.max where Q(0) is the minimum number of dopant ions per unit area in the drift region adjacent to the body region, and is substantially in the range of 1×10 11 /cm 2 to about 1×10 12 /cm 2 ; Q max is substantially in the range of 5×10 12 /cm 2 to about 2×10 13 /cm 2 , and Q(0)+Q max is the maximum number of dopant ions per unit area adjacent to the drain region; and wherein the combination of the drift region having a thickness less than or equal to 1 micron and the substantially linear doping profile provides a higher breakdown voltage for the device.
Claim 2
Dependent Claim 332 words
A high voltage, semiconductor-on-insulator electronic device, comprising: a substrate; a first insulating layer disposed on the substrate, the first insulating layer having a first insulating layer thickness; a semiconductor layer disposed on the first insulating layer, wherein the semiconductor layer further comprises in lateral sequence a source region, a body region, a thin drift region and a drain region; a gate oxide layer disposed atop the source, body and drift regions; a gate region disposed atop the gate oxide layer; a second insulating layer next to the gate oxide layer and the gate region and disposed atop the drift region; wherein the drift region has a length L, describing the distance between the body region and the drain region along the drift region, a drift region thickness perpendicular to said length L, and a substantially linear doping profile along the length L of said drift region, from a minimum value the drift region adjacent to the body region, to a maximum value adjacent to the drain region; wherein length L is substantially in the range of 10 microns to 60 microns; wherein the drift region thickness is less than or equal to about 1 micron; wherein the substantially linear doping profile is described at any point along the length of the drift region X microns distant from the body region by the relationship: Q(X)=Q(0)+(X/L)Q.sub.max where Q(0) is the minimum number of dopant ions per unit area in the drift region adjacent to the body region, and is substantially in the range of 1×10 11 /cm 2 to about 1×10 12 /cm 2 ; Q max is substantially in the range of 5×10 12 /cm 2 to about 2×10 13 /cm 2 , and Q(0)+Q max is the maximum number of dopant ions per unit area adjacent to the drain region; and wherein the combination of the drift region having a thickness less than or equal to 1 micron and the substantially linear doping profile provides a higher breakdown voltage for the device.
Claim 3
Dependent Claim 22 words
The device of claim 1, wherein the first insulating layer thickness is substantially in the range of about 2 to 6 microns.
Claim 4
Dependent Claim 21 words
The device of claim 1, wherein the drift region thickness is substantially in the range of about 0.1 to 0.3 microns.
Claim 5
Dependent Claim 38 words
The device of claim 1, wherein the drift region thickness is in the range of about 0.1-0.3 microns, the length of the drift region is about 50 microns, and the first insulating layer thickness is approximately 2 microns.
Claim 6
Dependent Claim 25 words
The device of claim 1, wherein the substrate comprises silicon, the first and second insulating layers comprise silicon dioxide and the semiconductor layer comprises silicon.
Claim 7
Dependent Claim 12 words
The device of claim 5, wherein the semiconductor layer comprises monocrystalline silicon.
Claim 8
Dependent Claim 15 words
The device of claim 5, wherein the substrate is either n or p type silicon.
Claim 9
Dependent Claim 13 words
The device of claim 1, wherein the gate region comprises a polysilicon gate.

References Cited (Backward Citations)

US5132753A Cited
US5113236A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-06-15 2001-12-15 2002-06-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-06-15 2005-12-15 2006-06-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-06-15 2009-12-15 2010-06-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag