Patent US5757631A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5757631A Expired / Lapsed US ⏱️ 0.0 years remaining

Converter apparatus with reversible driving of a switching transistor

Assignee: Siemens AG
•
Filing: 1996-06-24
•
Granted: 1998-05-26
•
Expires: 2016-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A converter apparatus that is operated with a pulse-width modulated drive signal with constant in the normal operating case and is operated with a frequency-modulated drive signal with constant pulse width in case of overload or, respectively, light load.

Inventors

  • 👤 Peter Semmler

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 14:36
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28; H02M3/325; H02M3/335; H02M3/33507; H02M1/00; H02M1/0003; H02M1/0032; Y; Y02; Y02B; Y02B70/00; Y02B70/10

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 172 words
A converter apparatus, comprising: a converter circuit having a clock frequency; a pulse-width modulator producing a drive signal output, wherein the duration of pulses of the drive signal output is variable with respect to at least one controlled quantity; a voltage-controlled oscillator connected with the pulse-width modulator, wherein the clock of the converter circuit can be regulated by the voltage-controlled oscillator; a synchronous averaging unit having an output connected to the voltage controlled oscillator and having a first input and a second input, wherein a comparison pulse of constant duration triggered by the leading edge of the drive signal is supplied to the first input and the drive signal output by the pulse-width modulator is supplied to the second input so that when an identical or shorter pulse duration of the drive signal as compared to the comparison pulse is present, the synchronous averaging unit provides a voltage potential setting signal via the output to lower an output frequency of the voltage-controlled oscillator to regulate the clock frequency of the converter circuit.
Claim 2
Dependent Claim 172 words
A converter apparatus, comprising: a converter circuit having a clock frequency; a pulse-width modulator producing a drive signal output, wherein the duration of pulses of the drive signal output is variable with respect to at least one controlled quantity; a voltage-controlled oscillator connected with the pulse-width modulator, wherein the clock of the converter circuit can be regulated by the voltage-controlled oscillator; a synchronous averaging unit having an output connected to the voltage controlled oscillator and having a first input and a second input, wherein a comparison pulse of constant duration triggered by the leading edge of the drive signal is supplied to the first input and the drive signal output by the pulse-width modulator is supplied to the second input so that when an identical or shorter pulse duration of the drive signal as compared to the comparison pulse is present, the synchronous averaging unit provides a voltage potential setting signal via the output to lower an output frequency of the voltage-controlled oscillator to regulate the clock frequency of the converter circuit.
Claim 3
Dependent Claim 51 words
The converter apparatus according to claim 1, further comprising: a monostable circuit means for generating a pulse connected with the second input of the synchronous averaging unit, whereby the duration of the comparison pulse is above the minimum pulse of the drive signal that can be output by the pulse-width modulator.
Claim 4
Dependent Claim 226 words
The converter apparatus according to claim 2, further comprising: an output of the monostable circuit means connected to a base of a transistor via a first resistor; a second resistor having a first end and a second end, the first end connected to an emitter of the transistor; a first operating potential voltage connected to the monostable circuit; a third resistor having a first terminal and a second terminal, the first terminal connected to a collector of the transistor; a first diode having a cathode connected to the collector of the transistor and to the first terminal of the third resistor; a second diode having a cathode and an anode; a capacitor having a first end and a second end, the first end connected to the anode of the first diode and to the cathode of the second diode; a third diode having a cathode and an anode, the anode of the third diode connected to the second terminal of the second resistor and to the anode of the second diode and to the second terminal of the third resistor; a circuit input connected to the cathode of the third diode and to a trigger input of the monostable circuit means; and a second operating potential voltage corresponding to a ground potential connected to the second end of the capacitor and to the monostable circuit means.
Claim 5
Dependent Claim 30 words
The converter apparatus according to claim 1, wherein the drive signal output by the pulse-width modulator comprises a pulse of unchanging minimum duration when a short-circuit or no-load condition exists.
Claim 6
Dependent Claim 81 words
The converter apparatus according to claim 1, further comprising: a plurality of the frequency converter circuits driven by a master clock generator via a synchronization unit; wherein each averaging unit of each converter circuit is followed by a comparison unit, whereby the voltage potential output of the setting signal by the averaging unit is compared to a reference voltage potential in the comparison unit, and the converter circuit is decoupled from the master clock generator given a short-circuit or no-load condition.

References Cited (Backward Citations)

US3906331A Cited
US4355277A Cited
US4446440A Cited
US4628426A Cited
US4772995A Cited
US4849869A Cited
US4904919A Cited
US4835669A Cited
US4884183A Cited
US5408402A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-05-25 2001-11-24 2002-05-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-05-25 2005-11-24 2006-05-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-05-25 2009-11-24 2010-05-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag