US5754838A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous dynamic memory device capable of operating over wide range of operation frequencies
Assignee: PS4 Luxco SARL
•
Filing: 1995-12-21
•
Granted: 1998-05-19
•
Expires: 2015-12-21
Abstract
Abstract In a synchronous DRAM, internal clock signals in synchronism with clock signals fed from an external unit are generated by a PLL circuit or a DLL circuit to eliminate signal delays. In order to provide a dynamic RAM that is capable of stably operating with clock signals over a wide range of frequencies; a change-over circuit is provided which changes the range of variable frequencies of the PLL circuit or changes the variable delay time of the DLL circuit based upon mode-setting information fed from an external unit.
Inventors
- 👤 Ken Shibata
- 👤 Kanji Oishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:06
CPC Classifications
H; H10; H10B; H10B12/00; G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; G11C7/10; G11C7/1072
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
358 words
A dynamic memory device formed on a semiconductor substrate and having a clock signal input circuit for generating internal clock signals to operate the dynamic memory device, wherein said clock signal input circuit comprises: (1) a first input terminal for receiving external clock signals fed from outside of said dynamic memory device; (2) a first output terminal for outputting internal clock signals; (3) a delay circuit having a second input terminal connected to said first output terminal and a second output terminal, said delay circuit delaying signals inputted to said second input terminal and outputting them to said second output terminal; (4) a comparator circuit having a third input terminal connected to said first input terminal and a fourth input terminal connected to said second output terminal, said comparator circuit detecting the difference between the timing at which the signal inputted to said third input terminal changes and the timing at which the signal inputted to said fourth input terminal changes, and outputting a detection signal that corresponds to said difference in the timing of change; (5) an oscillation circuit having a third output terminal connected to said first output terminal and outputting oscillation signals to said first output terminal; (6) a control circuit, coupled to receive said detection signal from said comparator circuit and having an output coupled to said oscillation circuit, for changing the oscillation frequency of said oscillation signals according to said detection signal, wherein said oscillation circuit has a first group of n inverters that are connected together like a ring and a second group of m inverters that are connected together like a ring; and a selection circuit for selecting said first group of inverters when the frequency of said external clock signals lies within a first range, and for selecting said second group of inverters when the frequency of said external clock signals lies within a second range, wherein the frequencies in said first range are higher than the frequencies in said second range, wherein said number n is an odd number, the number m is an odd number different from n, and said first range is different from said second range.
Claim 2
Dependent Claim
358 words
A dynamic memory device formed on a semiconductor substrate and having a clock signal input circuit for generating internal clock signals to operate the dynamic memory device, wherein said clock signal input circuit comprises: (1) a first input terminal for receiving external clock signals fed from outside of said dynamic memory device; (2) a first output terminal for outputting internal clock signals; (3) a delay circuit having a second input terminal connected to said first output terminal and a second output terminal, said delay circuit delaying signals inputted to said second input terminal and outputting them to said second output terminal; (4) a comparator circuit having a third input terminal connected to said first input terminal and a fourth input terminal connected to said second output terminal, said comparator circuit detecting the difference between the timing at which the signal inputted to said third input terminal changes and the timing at which the signal inputted to said fourth input terminal changes, and outputting a detection signal that corresponds to said difference in the timing of change; (5) an oscillation circuit having a third output terminal connected to said first output terminal and outputting oscillation signals to said first output terminal; (6) a control circuit, coupled to receive said detection signal from said comparator circuit and having an output coupled to said oscillation circuit, for changing the oscillation frequency of said oscillation signals according to said detection signal, wherein said oscillation circuit has a first group of n inverters that are connected together like a ring and a second group of m inverters that are connected together like a ring; and a selection circuit for selecting said first group of inverters when the frequency of said external clock signals lies within a first range, and for selecting said second group of inverters when the frequency of said external clock signals lies within a second range, wherein the frequencies in said first range are higher than the frequencies in said second range, wherein said number n is an odd number, the number m is an odd number different from n, and said first range is different from said second range.
Claim 3
Dependent Claim
151 words
A dynamic memory device comprising: a PLL circuit comprising a phase comparator which compares clock signals fed through an external terminal with internal clock signals, a loop filter which converts the output signals of the phase comparator into a direct current, a ring oscillator for generating said internal clock signals, wherein a signal delay quantity of a unit inverter circuit of said ring oscillator for generating said internal clock signal is controlled by a control voltage generated by the loop filter, and a change-over circuit which changes a range of variable frequencies of said ring oscillator by selecting different numbers of inverter stages within said unit inverter circuit based upon mode setting information fed from an external unit; and an input/output interface in which at least the input of address signals, control signals and write signals and the output of read signals are controlled in synchronism with said internal clock signals.
Claim 4
Dependent Claim
151 words
A dynamic memory device comprising: a PLL circuit comprising a phase comparator which compares clock signals fed through an external terminal with internal clock signals, a loop filter which converts the output signals of the phase comparator into a direct current, a ring oscillator for generating said internal clock signals, wherein a signal delay quantity of a unit inverter circuit of said ring oscillator for generating said internal clock signal is controlled by a control voltage generated by the loop filter, and a change-over circuit which changes a range of variable frequencies of said ring oscillator by selecting different numbers of inverter stages within said unit inverter circuit based upon mode setting information fed from an external unit; and an input/output interface in which at least the input of address signals, control signals and write signals and the output of read signals are controlled in synchronism with said internal clock signals.
Claim 5
Dependent Claim
39 words
A dynamic memory device according to claim 2, wherein the number of stages of said unit inverter circuits is automatically changed by an internal circuit according to a CAS (column address strobe signal) latency set by a mode register.
Claim 6
Dependent Claim
43 words
A dynamic memory device according to claim 3, wherein the internal clock signals input to said phase comparator are lagged by the delay circuit having a delay quantity which corresponds to an input buffer that receives clock signals fed through an external terminal.
Claim 7
Dependent Claim
174 words
A dynamic memory device comprising: a DLL circuit comprising a phase comparator which compares external clock signals fed through an external terminal with internal clock signals, a loop filter which converts the output signals of the phase comparator into a direct current, a delay circuit for generating said internal clock signals having the same frequency as said external clock signals but having delay relative to the external clock signals, wherein said delay is caused by a unit inverter circuit in said delay circuit, wherein a signal delay quantity of said unit inverter circuit is controlled by a control voltage generated by the loop filter, and a change-over circuit which changes a range of variable delay of said delay circuit by selecting different numbers of inverter stages within said unit inverter circuit based upon mode setting information fed from an external unit; and an input/output interface in which at least the input of address signals, control signals and write signals and the output of read signals are controlled in synchronism with said internal clock signals.
Claim 8
Dependent Claim
174 words
A dynamic memory device comprising: a DLL circuit comprising a phase comparator which compares external clock signals fed through an external terminal with internal clock signals, a loop filter which converts the output signals of the phase comparator into a direct current, a delay circuit for generating said internal clock signals having the same frequency as said external clock signals but having delay relative to the external clock signals, wherein said delay is caused by a unit inverter circuit in said delay circuit, wherein a signal delay quantity of said unit inverter circuit is controlled by a control voltage generated by the loop filter, and a change-over circuit which changes a range of variable delay of said delay circuit by selecting different numbers of inverter stages within said unit inverter circuit based upon mode setting information fed from an external unit; and an input/output interface in which at least the input of address signals, control signals and write signals and the output of read signals are controlled in synchronism with said internal clock signals.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-18 | 2001-11-17 | 2002-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-18 | 2005-11-17 | 2006-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-18 | 2009-11-17 | 2010-05-19 | $7700.00 | Window Closed / Lapsed |