Patent US5754038A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5754038A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and circuit for current regulation

Assignee: Xenogenic Development LLC
•
Filing: 1996-09-03
•
Granted: 1998-05-19
•
Expires: 2016-09-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A current regulator (60, 90, and 100) provides current regulation. The current regulator (60, 90, and 100) has a bias generator (14) which compares a generated voltage, V ref , with a feedback voltage generated in accordance with an output current provided in a reference circuit (57, 58, and 59). The current regulator (60, 90, and 100) operates as a bias circuit to minimize the quiescent currents for efficiently providing regulated output currents in current sink circuit (26). The current in the bias generator (14) and the current in the reference circuit (57, 58, and 59) that regulate the output current in current sink circuit (26) are a small percentage of the overall current.

Inventors

  • 👤 Jeffrey C. Durec
  • 👤 William E. Main

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 06:15
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/22; G05F3/222

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 89 words
A bias current regulator circuit, comprising: a bias generator having a comparison input terminal, a current steering output terminal, and a bias current input terminal; and a feedback circuit having a reference voltage output node, a current steering input terminal, a regulated current output terminal, and a bias current control terminal, wherein the reference voltage output node is coupled to the comparison input terminal, the current steering input terminal is coupled to the current steering output terminal, and the regulated current output terminal provides a first regulated output current.
Claim 2
Dependent Claim 89 words
A bias current regulator circuit, comprising: a bias generator having a comparison input terminal, a current steering output terminal, and a bias current input terminal; and a feedback circuit having a reference voltage output node, a current steering input terminal, a regulated current output terminal, and a bias current control terminal, wherein the reference voltage output node is coupled to the comparison input terminal, the current steering input terminal is coupled to the current steering output terminal, and the regulated current output terminal provides a first regulated output current.
Claim 3
Dependent Claim 103 words
The bias current regulator circuit of claim 1, wherein the feedback circuit further comprises: a first transistor having a collector, a base, and an emitter, wherein the collector is coupled to the regulated current output terminal and the base is coupled to the bias current control terminal; a first resistor having first and second terminals, wherein a first terminal is coupled to the emitter of the first transistor; and a second resistor having first terminal and second terminals, wherein the first terminal of the second resistor is coupled to the second terminal of the first resistor and to the reference voltage output node.
Claim 4
Dependent Claim 68 words
The bias current regulator circuit of claim 2, wherein the feedback circuit further comprises: a capacitor having first and second terminals, wherein the first terminal is coupled to the current steering input terminal; and a first current source having a first terminal coupled to a first power supply terminal for receiving a first power supply voltage and a second terminal coupled to the second terminal of the capacitor.
Claim 5
Dependent Claim 48 words
The bias current regulator circuit of claim 3, wherein the feedback circuit further comprises a second transistor having a collector, a base, and an emitter, wherein the collector is coupled to the second terminal of the capacitor and the base is coupled to the current steering input terminal.
Claim 6
Dependent Claim 54 words
The bias current regulator circuit of claim 4, wherein the collector of the second transistor is coupled to the base of the first transistor, and the emitter of the second transistor and the second terminal of the second resistor are coupled to a second power supply terminal for receiving a second power supply voltage.
Claim 7
Dependent Claim 46 words
The bias current regulator circuit of claim 4, wherein the collector of the second transistor is coupled to the base of the first transistor, and the emitter of the second transistor and the second terminal of the second resistor are coupled to a current source terminal.
Claim 8
Dependent Claim 66 words
The bias current regulator circuit of claim 3, wherein the feedback circuit further comprises a second transistor having a collector, a base, and an emitter, wherein the collector is coupled to the first power supply terminal for receiving a first power supply voltage, the base is coupled to the second terminal of the capacitor, and the emitter is coupled to the base of the first transistor.
Claim 9
Dependent Claim 49 words
The bias current regulator circuit of claim 1, further comprising a current source having first and second terminals, wherein the first terminal is coupled to a first power supply terminal for receiving a first power supply voltage and the second terminal is coupled to the bias current input terminal.
Claim 10
Dependent Claim 48 words
The bias current regulator circuit of claim 1, further comprising a current sink circuit having an input terminal and a current conducting output terminal, wherein the input terminal is coupled to the bias current control terminal and the current conducting output terminal supplies a second regulated output current.
Claim 11
Dependent Claim 184 words
The bias current regulator circuit of claim 1, wherein the bias generator comprises: a first transistor having a collector, a base, and an emitter, wherein the collector is coupled to the base and to the bias current input terminal; a second transistor having a collector, a base, and an emitter, wherein the collector is coupled to a first power supply terminal for receiving a first power supply voltage and the base is coupled to the base of the first transistor; a third transistor having a collector, a base, and an emitter, wherein the collector is coupled to the emitter of the first transistor, the base is coupled to the emitter of the second transistor, and the emitter is coupled to the comparison input terminal; and a fourth transistor having a collector, a base, and an emitter, wherein the collector is coupled to the emitter of the second transistor, the base is coupled to the emitter of the first transistor and to the current steering output terminal, and the emitter is coupled to a second power supply terminal for receiving a second power supply voltage.
Claim 12
Dependent Claim 134 words
A current regulator, comprising: a first transistor having a control electrode and first and second current carrying electrodes, wherein the first current carrying electrode is coupled to a regulated current output terminal; a first resistor having first and second terminals, wherein the first terminal is coupled to the second current carrying electrode of the first transistor; a second resistor having first and second terminals, wherein the first terminal is coupled to the second terminal of the first resistor to form a reference voltage output node; a bias generator responsive to an electrical signal appearing at the reference voltage output node and having a current steering output terminal; and a second transistor having a control electrode and first and second current carrying electrodes, wherein the control electrode is coupled to the current steering output terminal.
Claim 13
Dependent Claim 134 words
A current regulator, comprising: a first transistor having a control electrode and first and second current carrying electrodes, wherein the first current carrying electrode is coupled to a regulated current output terminal; a first resistor having first and second terminals, wherein the first terminal is coupled to the second current carrying electrode of the first transistor; a second resistor having first and second terminals, wherein the first terminal is coupled to the second terminal of the first resistor to form a reference voltage output node; a bias generator responsive to an electrical signal appearing at the reference voltage output node and having a current steering output terminal; and a second transistor having a control electrode and first and second current carrying electrodes, wherein the control electrode is coupled to the current steering output terminal.
Claim 14
Dependent Claim 15 words
The current regulator of claim 11, wherein the first and second transistors are bipolar transistors.
Claim 15
Dependent Claim 26 words
The current regulator of claim 12, wherein the second current carrying electrode of the second transistor is coupled to the control electrode of the first transistor.
Claim 16
Dependent Claim 26 words
The current regulator of claim 12, wherein the first current carrying electrode of the second transistor is coupled to the control electrode of the first transistor.
Claim 17
Dependent Claim 40 words
The current regulator of claim 11, further including a capacitor having first and second terminals, wherein the first terminal is coupled to the current steering terminal and the second electrode is coupled to the control electrode of the second transistor.
Claim 18
Dependent Claim 21 words
The current regulator of claim 11, further including a current sink circuit coupled to the control electrode of the first transistor.
Claim 19
Independent Claim 59 words
A method for generating a regulated output current comprising the steps of: generating a predetermined voltage in a bias generator; generating a reference voltage output in a reference circuit; comparing the predetermined voltage to the reference voltage output to form a comparison result; and feeding the comparison result back to the reference circuit to generate a regulated output current.
Claim 20
Independent Claim 59 words
A method for generating a regulated output current comprising the steps of: generating a predetermined voltage in a bias generator; generating a reference voltage output in a reference circuit; comparing the predetermined voltage to the reference voltage output to form a comparison result; and feeding the comparison result back to the reference circuit to generate a regulated output current.
Claim 21
Dependent Claim 37 words
The method of claim 17 wherein the step of comparing the predetermined voltage to the reference voltage output comprises the step of comparing using the bias generator and generating a current steering output voltage in accordance thereof.

References Cited (Backward Citations)

US4808907A Cited
US5446367A Cited
US5404096A Cited
US5545973A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-05-18 2001-11-17 2002-05-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-05-18 2005-11-17 2006-05-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-05-18 2009-11-17 2010-05-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag