US5751975A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge
Assignee: Intel Corp
•
Filing: 1995-12-28
•
Granted: 1998-05-12
•
Expires: 2015-12-28
Abstract
Abstract A method and apparatus for interfacing a device which is compliant to a first bus protocol to a second bus having a second protocol and for providing virtual functions through an intelligent bridge. The interface apparatus is coupled to the first bus and the second bus. The interface device detects a configuration cycle on the second bus and translates the configuration cycle into a corresponding cycle in a format understandable by the first bus. The bus cycle is executed on the first bus. A local processor is interrupted by the interface apparatus. A verification and correction program is executed by the local processor to restore configuration header values if the executed bus cycle violated the protocol of the second bus. The interface apparatus insures that requests for access to the first bus are blocked during the execution of the verification and correction program.
Inventors
- 👤 Byron Gillespie
- 👤 Marc Goldschmidt
- 👤 Terry Sych
- 👤 Bruce Young
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 00:01
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/105; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/404
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
220 words
An intelligent I/O circuit for interfacing a device adapted to operate with a first bus protocol to an external bus having a second bus protocol, said intelligent I/O circuit having a plurality of configuration registers for storing configuration information, said intelligent I/O circuit comprising: a) a local processor bus having the first bus protocol; b) a memory controller, coupled to the local processor bus, for controlling access to a local memory; said local memory including first program means for translating a second bus protocol configuration cycle into a first bus protocol configuration cycle and, said first bus protocol configuration cycles understandable by the device; second program means for providing appropriate handshake signals to the external bus; third program means for verifying that the plurality of configuration registers have been modified by the external agent in accordance with a predetermined hardware map, said map defined by the second bus protocol, and for restoring those registers that have been modified in violation of the hardware map, said predetermined hardware map specifying non-writable bits in the intelligent I/O circuit; c) a local processor, coupled to the local processor bus, for executing program instructions; and d) an address translation unit for coupling the external bus to the local processor bus and for providing an interface between the external bus and the local processor bus.
Claim 2
Dependent Claim
220 words
An intelligent I/O circuit for interfacing a device adapted to operate with a first bus protocol to an external bus having a second bus protocol, said intelligent I/O circuit having a plurality of configuration registers for storing configuration information, said intelligent I/O circuit comprising: a) a local processor bus having the first bus protocol; b) a memory controller, coupled to the local processor bus, for controlling access to a local memory; said local memory including first program means for translating a second bus protocol configuration cycle into a first bus protocol configuration cycle and, said first bus protocol configuration cycles understandable by the device; second program means for providing appropriate handshake signals to the external bus; third program means for verifying that the plurality of configuration registers have been modified by the external agent in accordance with a predetermined hardware map, said map defined by the second bus protocol, and for restoring those registers that have been modified in violation of the hardware map, said predetermined hardware map specifying non-writable bits in the intelligent I/O circuit; c) a local processor, coupled to the local processor bus, for executing program instructions; and d) an address translation unit for coupling the external bus to the local processor bus and for providing an interface between the external bus and the local processor bus.
Claim 3
Dependent Claim
34 words
The intelligent I/O circuit of claim 1 wherein the address translation unit, the memory controller, the local processor, the local processor bus, and the bridge circuit are integrated into an Intel 80960 RP chip.
Claim 4
Dependent Claim
97 words
The intelligent I/O circuit of claim 1 wherein the address translation unit further includes: means, coupled to the external bus, for detecting that a configuration cycle on the external bus is directed to the intelligent bridge, said configuration cycle generated by the external bus agent; means, coupled to the detection means, for generating an interrupt to the local processor after configuration is completed; and means, coupled to the interrupt generating means, for asserting a retry on the external bus until the local processor completes executing the correction and verification program, said program executing in the local processor.
Claim 5
Dependent Claim
161 words
An intelligent I/O circuit for emulating functions and providing bus capability to a non-compliant device, said intelligent I/O circuit comprising a memory controller, said memory controller including: a) means, responsive to a source signal, for generating a first signal indicative of the source of a configuration instruction; b) means responsive to a read/write signal, a plurality of byte enable signals, a plurality of address signals, and the first signal for selectively controlling accesses to a memory; c) means, coupled to the means for selectively controlling the memory, for generating an interrupt to a local processor; d) means for detecting a current state of a plurality of configuration registers; e) means for storing the current state of these configuration registers; f) means for determining whether or not the configuration registers are accessible by a host processor; and g) means for restoring a previous value into a configuration register that is written by the host processor in violation to a predetermined hardware map.
Claim 6
Dependent Claim
161 words
An intelligent I/O circuit for emulating functions and providing bus capability to a non-compliant device, said intelligent I/O circuit comprising a memory controller, said memory controller including: a) means, responsive to a source signal, for generating a first signal indicative of the source of a configuration instruction; b) means responsive to a read/write signal, a plurality of byte enable signals, a plurality of address signals, and the first signal for selectively controlling accesses to a memory; c) means, coupled to the means for selectively controlling the memory, for generating an interrupt to a local processor; d) means for detecting a current state of a plurality of configuration registers; e) means for storing the current state of these configuration registers; f) means for determining whether or not the configuration registers are accessible by a host processor; and g) means for restoring a previous value into a configuration register that is written by the host processor in violation to a predetermined hardware map.
Claim 7
Dependent Claim
130 words
An intelligent I/O circuit for emulating functions and providing bus capability to a non-compliant device, said intelligent I/O circuit comprising at least one configuration register and an address translation unit, said address translation unit including: a) means for detecting that a configuration cycle on the external bus is directed to the intelligent I/O circuit; b) means, coupled to detection means, for generating an interrupt to a local processor, allowing the configuration register to be modified by an external agent; c) means, coupled to the interrupt generating means, for asserting a Retry on the external bus until the local processor completes its correction and verification of the configuration register; and d) software means, disposed in a local memory, for verifying and restoring the configuration register after modification by the external agent.
Claim 8
Dependent Claim
130 words
An intelligent I/O circuit for emulating functions and providing bus capability to a non-compliant device, said intelligent I/O circuit comprising at least one configuration register and an address translation unit, said address translation unit including: a) means for detecting that a configuration cycle on the external bus is directed to the intelligent I/O circuit; b) means, coupled to detection means, for generating an interrupt to a local processor, allowing the configuration register to be modified by an external agent; c) means, coupled to the interrupt generating means, for asserting a Retry on the external bus until the local processor completes its correction and verification of the configuration register; and d) software means, disposed in a local memory, for verifying and restoring the configuration register after modification by the external agent.
Claim 9
Dependent Claim
202 words
An intelligent I/O circuit for interfacing a device compliant with a first bus protocol to a second bus protocol, said intelligent I/O circuit having a plurality of configuration registers for storing configuration information, said intelligent I/O circuit comprising: a) an address translation unit for translating bus cycles between the first bus protocol and the second bus protocol, said address translation unit further providing a source signal; b) a local processor, coupled to the local processor bus, for executing program instructions; c) a local memory including first program means for checking a predetermined hardware map as defined by second bus protocol, and for determining, based on the hardware map, whether or not a target configuration register is accessible by an external agent; a second program means for storing a current state of the configuration registers; a third program means for determining whether the configuration registers are accessible by an external agent based upon a predetermined hardware map; and a fourth program means for storing a previous value into a configuration register that is written by an external agent in violation of the predetermined hardware map; and d) a memory controller, coupled to the local processor bus, for controlling access to the local memory.
Claim 10
Dependent Claim
202 words
An intelligent I/O circuit for interfacing a device compliant with a first bus protocol to a second bus protocol, said intelligent I/O circuit having a plurality of configuration registers for storing configuration information, said intelligent I/O circuit comprising: a) an address translation unit for translating bus cycles between the first bus protocol and the second bus protocol, said address translation unit further providing a source signal; b) a local processor, coupled to the local processor bus, for executing program instructions; c) a local memory including first program means for checking a predetermined hardware map as defined by second bus protocol, and for determining, based on the hardware map, whether or not a target configuration register is accessible by an external agent; a second program means for storing a current state of the configuration registers; a third program means for determining whether the configuration registers are accessible by an external agent based upon a predetermined hardware map; and a fourth program means for storing a previous value into a configuration register that is written by an external agent in violation of the predetermined hardware map; and d) a memory controller, coupled to the local processor bus, for controlling access to the local memory.
Claim 11
Dependent Claim
18 words
The intelligent I/O circuit of claim 6 wherein the hardware map is defined by the PCI bus protocol.
Claim 12
Dependent Claim
21 words
The intelligent I/O circuit of claim 6 further comprising a bridge circuit for interfacing the second bus to a third bus.
Claim 13
Dependent Claim
17 words
The intelligent I/O circuit of claim 6 wherein the second bus protocol is a PCI bus protocol.
Claim 14
Dependent Claim
18 words
The intelligent I/O circuit of claim 6 wherein the local processor is an Intel 80960 JF processor chip.
Claim 15
Dependent Claim
74 words
The intelligent I/O circuit of claim 6, wherein the memory controller further includes: means, responsive to a read/write signal, a byte enable signal, a plurality address signals, and a first signal for selectively controlling accesses to a memory; means, coupled to the means for selectively controlling the memory, for generating an interrupt to a local processor; and program means for determining whether or not a target configuration register is accessible by the external agent.
References Cited (Backward Citations)
US5086426A
Cited
US5311576A
Cited
US5574869A
Cited
US5446868A
Cited
US5392407A
Cited
US5564026A
Cited
US5581714A
Cited
US5446869A
Cited
US5542056A
Cited
US5548730A
Cited
US5568619A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |