Patent US5748044A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5748044A Expired / Lapsed US ⏱️ 0.0 years remaining

Dual VCO phase-locked loop

Assignee: Silicon Motion Inc
•
Filing: 1996-10-11
•
Granted: 1998-05-05
•
Expires: 2016-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dual VCO phase-locked loop in which one VCO forms part of a standard phase-locked loop, the VCO being controlled by a loop control voltage and its output being divided and compared with an input reference signal for maintaining lock. A second VCO is indirectly controlled by the loop control voltage and tracks the output of the first VCO within ±5% over combined variations in power supply voltage from 3.0 V to 3.6 V, in ambient temperature from 20° C. to approximately 125° C., and in manufacturing process variations over 5 process corners (typical, fast-fast, slow-slow, slow-fast and fast-slow). A control current is developed for the VCO forming part of the closed loop and is coupled to the second VCO using a current mirror. An offset current is combined at the second VCO with the coupled control current. The offset current is intentionally made a compensating function of the variations in power supply voltage, ambient temperature and manufacturing process.

Inventors

  • 👤 Yuan Xue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:14
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/0805; G; G09; G09G; G09G5/00; G09G5/18; H03L1/00; H03L7/099

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 94 words
A dual VCO phase-locked loop system adapted for locking to an external reference signal and having a first voltage-controlled oscillator controlled by a loop control voltage, such that an output of the first voltage-controlled oscillator is phase-locked to the external reference signal, the system including a second oscillator whose output frequency is proportional to a combination of the loop control voltage and a sum of compensating current functions permitting the second oscillator to track the frequency of the reference signal over defined operating ranges of ambient temperature, supply voltage and semiconductor manufacturing process variation.
Claim 2
Dependent Claim 94 words
A dual VCO phase-locked loop system adapted for locking to an external reference signal and having a first voltage-controlled oscillator controlled by a loop control voltage, such that an output of the first voltage-controlled oscillator is phase-locked to the external reference signal, the system including a second oscillator whose output frequency is proportional to a combination of the loop control voltage and a sum of compensating current functions permitting the second oscillator to track the frequency of the reference signal over defined operating ranges of ambient temperature, supply voltage and semiconductor manufacturing process variation.
Claim 3
Dependent Claim 75 words
The dual VCO phase-locked loop system as set forth in claim 1, wherein the compensating current functions include a current source which is independent of variations in ambient temperature and power supply voltage over the defined operating ranges, and a current sink which is independent of semiconductor manufacturing process variations over the defined operating range, and the second voltage-controlled oscillator being responsive to the combined loop control voltage, the current source, and the current sink.
Claim 4
Dependent Claim 55 words
The dual VCO phase-locked loop system as set forth in claim 1, further including a plurality of independent oscillators each controlled by the combination of the loop control voltage and the sum of compensating current functions such that the frequency of each oscillator tracks the frequency of the reference signal over the defined operating ranges.
Claim 5
Dependent Claim 363 words
A phase-locked loop, fabricated on a single integrated circuit and having two output signals, one output signal locked to an external reference signal, and the other output signal adapted for tracking the external reference signal over a defined range of variation in power supply voltage, ambient temperature and semiconductor manufacturing process, comprising: an input line for receiving an external reference signal; first and second output lines for providing first and second output signals; a frequency divider having an input connected to the first output signal and having a frequency divided output; a phase-frequency comparator having a first input connected to the external reference signal input line, and a second input connected to the frequency divider output, and having a pair of output command lines corresponding to increasing and to decreasing a frequency control voltage; a charge pump circuit having two inputs connected to the pair of output command lines of the phase-frequency comparator, and having an output; a loop filter having one input connected to the charge pump output and having an output for providing a loop control voltage; a voltage-controlled oscillator having an input connected to the control voltage and an output line for providing the first output signal; a current mirror adapted for converting the loop control voltage to a current source for providing a current proportional to the loop control voltage; a compensating current source adapted for providing a current independent of variations in power supply voltage and ambient temperature over the defined range; a compensating current sink adapted for providing a current independent of variations in semiconductor manufacturing process over the defined range; a current-controlled oscillator having an input line connected to the current mirror, to the compensating current source, and the compensating current sink for controlling the frequency of an output signal as a function of the combined currents on the oscillator input line, and the current-controlled oscillator output signal being connected to the second output line, whereby the current-controlled oscillator tracks the external reference signal over the combined defined ranges of variation in power supply voltage, ambient temperature, and semiconductor manufacturing process, and shares phase-locked loop control elements thereby saving valuable integrated circuit area and operating power.
Claim 6
Dependent Claim 363 words
A phase-locked loop, fabricated on a single integrated circuit and having two output signals, one output signal locked to an external reference signal, and the other output signal adapted for tracking the external reference signal over a defined range of variation in power supply voltage, ambient temperature and semiconductor manufacturing process, comprising: an input line for receiving an external reference signal; first and second output lines for providing first and second output signals; a frequency divider having an input connected to the first output signal and having a frequency divided output; a phase-frequency comparator having a first input connected to the external reference signal input line, and a second input connected to the frequency divider output, and having a pair of output command lines corresponding to increasing and to decreasing a frequency control voltage; a charge pump circuit having two inputs connected to the pair of output command lines of the phase-frequency comparator, and having an output; a loop filter having one input connected to the charge pump output and having an output for providing a loop control voltage; a voltage-controlled oscillator having an input connected to the control voltage and an output line for providing the first output signal; a current mirror adapted for converting the loop control voltage to a current source for providing a current proportional to the loop control voltage; a compensating current source adapted for providing a current independent of variations in power supply voltage and ambient temperature over the defined range; a compensating current sink adapted for providing a current independent of variations in semiconductor manufacturing process over the defined range; a current-controlled oscillator having an input line connected to the current mirror, to the compensating current source, and the compensating current sink for controlling the frequency of an output signal as a function of the combined currents on the oscillator input line, and the current-controlled oscillator output signal being connected to the second output line, whereby the current-controlled oscillator tracks the external reference signal over the combined defined ranges of variation in power supply voltage, ambient temperature, and semiconductor manufacturing process, and shares phase-locked loop control elements thereby saving valuable integrated circuit area and operating power.
Claim 7
Dependent Claim 41 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on an NTSC color TV and a DSTN color LCD display.
Claim 8
Dependent Claim 41 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on an NTSC color TV and a TFT color LCD display.
Claim 9
Dependent Claim 41 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on a PAL color TV and a DSTN color LCD display.
Claim 10
Dependent Claim 41 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on a PAL color TV and a TFT color LCD display.
Claim 11
Dependent Claim 40 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on a color CRT and a DSTN color LCD display.
Claim 12
Dependent Claim 40 words
The phase-locked loop as set forth in claim 4, fabricated into a single chip with a multimedia controller for providing the controller with refresh clock signals for the simultaneous display on a color CRT and a TFT color LCD display.

References Cited (Backward Citations)

US4567448A Cited
US4904955A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-05-04 2001-11-03 2002-05-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-05-04 2005-11-03 2006-05-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-05-04 2009-11-03 2010-05-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag