US5747845A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device with memory cells each having transistor and capacitor and method of making the same
Assignee: United Microelectronics Corp
•
Filing: 1996-08-20
•
Granted: 1998-05-05
•
Expires: 2016-08-20
Abstract
Abstract A semiconductor memory device comprises a plurality of memory cells on a semiconductor substrate, each including a transistor with a pair of impurity diffusion layers and a gate electrode, and a capacitor, a first insulating film covering the transistors, a plurality of parallel extending word lines formed on the substrate, each being connected to the gate electrode of the transistor of at least one selected memory cell, a plurality of bit lines, each connected to one of the pair of impurity diffusion layers of at least one selected memory cell through a first contact hole in the first insulating layer, each bit line formed with a conductive film on a top surface thereof and a second insulating film interposed therebetween, a lower electrode of the capacitor at a predetermined position on the first insulating film electrically connected to one of the bit lines and to the other of the pair of impurity diffusion layers through a second contact hole formed in the first insulating film, wherein the conductive film on the top surface of each of the bit lines is formed by a material having an etching rate lower than that of the first insulating film in etching the first insulating film for the second contact hole.
Inventors
- 👤 Shoichi Iwasa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 20:19
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/30; H10B12/31
Claims Analysis
Total Claims: 41
Claim 1
Independent Claim
383 words
A semiconductor memory device comprising: an element isolation structure for defining a plurality of element active regions isolated by said element isolation structure; a plurality of memory cells formed on a surface of a semiconductor substrate, each memory cell including a transistor having a pair of impurity diffusion layers and a gate electrode, and a capacitor, said transistor being formed in one of said element active regions; a first insulating film formed to cover the transistors of the memory cells; a plurality of word lines formed on the surface of said semiconductor substrate and extending parallel to each other, each word line being connected to the gate electrode of the transistor of at least one of the memory cells; a plurality of bit lines each connected to one of the pair of impurity diffusion layers of the transistor of at least a selected one of the memory cells through a first contact hole formed in said first insulating film, a conductive film being formed on a top surface of each of said bit lines with a second insulating film interposed therebetween: a lower electrode of the capacitor of each of said memory cells formed at a predetermined position on said first insulating film, said lower electrode being electrically connected to said conductive film formed on one of said bit lines and also to the other of the pair of impurity diffusion layers of the transistor of the associated memory cell through a second contact hole formed in said first insulating film; a first pad film of a conductive material provided for electrically connecting each of said bit lines to one of the pair of impurity diffusion layers of the associated transistor; and a second pad film of a conductive material provided for electrically connecting said lower electrode of the capacitor to the other of the impurity diffusion layers of the associated transistor; wherein said conductive film formed on the top surface of each of said bit lines is formed by a material having a lower etching rate than that of said first insulating film in etching for said second contact hole in said first insulating film and wherein said second pad film extends over said element isolation structure up to a portion corresponding to a space between adjacent two of said bit lines.
Claim 2
Dependent Claim
383 words
A semiconductor memory device comprising: an element isolation structure for defining a plurality of element active regions isolated by said element isolation structure; a plurality of memory cells formed on a surface of a semiconductor substrate, each memory cell including a transistor having a pair of impurity diffusion layers and a gate electrode, and a capacitor, said transistor being formed in one of said element active regions; a first insulating film formed to cover the transistors of the memory cells; a plurality of word lines formed on the surface of said semiconductor substrate and extending parallel to each other, each word line being connected to the gate electrode of the transistor of at least one of the memory cells; a plurality of bit lines each connected to one of the pair of impurity diffusion layers of the transistor of at least a selected one of the memory cells through a first contact hole formed in said first insulating film, a conductive film being formed on a top surface of each of said bit lines with a second insulating film interposed therebetween: a lower electrode of the capacitor of each of said memory cells formed at a predetermined position on said first insulating film, said lower electrode being electrically connected to said conductive film formed on one of said bit lines and also to the other of the pair of impurity diffusion layers of the transistor of the associated memory cell through a second contact hole formed in said first insulating film; a first pad film of a conductive material provided for electrically connecting each of said bit lines to one of the pair of impurity diffusion layers of the associated transistor; and a second pad film of a conductive material provided for electrically connecting said lower electrode of the capacitor to the other of the impurity diffusion layers of the associated transistor; wherein said conductive film formed on the top surface of each of said bit lines is formed by a material having a lower etching rate than that of said first insulating film in etching for said second contact hole in said first insulating film and wherein said second pad film extends over said element isolation structure up to a portion corresponding to a space between adjacent two of said bit lines.
Claim 3
Dependent Claim
36 words
A semiconductor memory device according to claim 1 wherein the etching rate of said conductive material formed on each of said bit lines is lower than 1/50 of the etching rate of said first insulating film.
Claim 4
Dependent Claim
31 words
A semiconductor memory device according to claim 1 wherein each of said bit lines includes a polycide layer having a two-layer structure of a polysilicon film and a tungsten silicide film.
Claim 5
Dependent Claim
26 words
A semiconductor memory device according to claim 1, wherein said element isolation structure has a field shield electrode formed on the surface of said semiconductor substrate.
Claim 6
Dependent Claim
22 words
A semiconductor memory device according to claim 1, wherein said first pad film has portions extending over two adjacent word lines, respectively.
Claim 7
Dependent Claim
41 words
A semiconductor memory device according to claim 1, wherein sidewall insulating films are formed on side walls of a lamination of each of said bit lines, the second insulating film and at least a part of the conductive film formed thereon.
Claim 8
Dependent Claim
18 words
A semiconductor memory device according to claim 1, wherein each of said bit lines includes a polycide layer.
Claim 9
Dependent Claim
17 words
A semiconductor memory device according to claim 1, wherein said first insulating film includes a BPSG film.
Claim 10
Dependent Claim
15 words
A semiconductor memory device according to claim 1, wherein said conductive film includes a silicon.
Claim 11
Dependent Claim
33 words
A semiconductor memory device according to claim 1, wherein said second insulating film disposed between each of said bit lines and the conductive film formed on the bit line includes an oxide film.
Claim 12
Dependent Claim
344 words
A semiconductor memory device including a transistor formed on a semiconductor substrate and having a pair of impurity diffusion layers and a gate electrode and a capacitor having a lower electrode connected to one of the impurity diffusion layers, said semiconductor memory device comprising: an element isolation structure for defining a plurality of element active regions isolated from each other by said element isolation structure; a first insulating film formed on said semiconductor substrate to cover said transistor, which is formed in one of said element active regions; a first contact hole formed in said first insulating film at its portion disposed on the other of said impurity diffusion layers; a first conductive film electrically connected to the other of said impurity diffusion layers through said first contact hole, said first conductive film being formed to cover at least an inner side of said first contact hole and to extend over said first insulating film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film, said second insulating film and said first conductive film being formed in a pattern disposed on said first insulating film; a second contact hole formed in said first insulating film; said second conductive film being formed of a material having an etching rate smaller than that of said first insulating film in etching said first insulating film for forming said second contact hole; a third conductive film electrically connected through said second contact hole to the one of said impurity diffusion layers, said third conductive film constituting the lower electrode of the capacitor together with said second conductive film; and a pad film of a conductive material disposed between said third conductive film and the one of said impurity diffusion layers so that said third conductive film is connected through said pad film to the one of said impurity diffusion layers, said pad film extending over said element isolation structure up to a portion corresponding to a space between adjacent two of said bit lines.
Claim 13
Dependent Claim
344 words
A semiconductor memory device including a transistor formed on a semiconductor substrate and having a pair of impurity diffusion layers and a gate electrode and a capacitor having a lower electrode connected to one of the impurity diffusion layers, said semiconductor memory device comprising: an element isolation structure for defining a plurality of element active regions isolated from each other by said element isolation structure; a first insulating film formed on said semiconductor substrate to cover said transistor, which is formed in one of said element active regions; a first contact hole formed in said first insulating film at its portion disposed on the other of said impurity diffusion layers; a first conductive film electrically connected to the other of said impurity diffusion layers through said first contact hole, said first conductive film being formed to cover at least an inner side of said first contact hole and to extend over said first insulating film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film, said second insulating film and said first conductive film being formed in a pattern disposed on said first insulating film; a second contact hole formed in said first insulating film; said second conductive film being formed of a material having an etching rate smaller than that of said first insulating film in etching said first insulating film for forming said second contact hole; a third conductive film electrically connected through said second contact hole to the one of said impurity diffusion layers, said third conductive film constituting the lower electrode of the capacitor together with said second conductive film; and a pad film of a conductive material disposed between said third conductive film and the one of said impurity diffusion layers so that said third conductive film is connected through said pad film to the one of said impurity diffusion layers, said pad film extending over said element isolation structure up to a portion corresponding to a space between adjacent two of said bit lines.
Claim 14
Dependent Claim
34 words
A semiconductor memory device according to claim 11, wherein said second conductive film is made of a material having an etching rate smaller than 1/50 of the etching rate of said first insulating film.
Claim 15
Dependent Claim
17 words
A semiconductor memory device according to claim 11, wherein said first insulating film includes a BPSG film.
Claim 16
Dependent Claim
17 words
A semiconductor memory device according to claim 11, wherein said first conductive film includes a polycide film.
Claim 17
Dependent Claim
21 words
A semiconductor memory device according to claim 11, wherein said second conductive film is made of a material including a silicon.
Claim 18
Dependent Claim
22 words
A semiconductor memory device according to claim 11, further comprising sidewall insulating films formed on side walls of said first conductive film.
Claim 19
Dependent Claim
21 words
A semiconductor memory device according to claim 11, wherein said element isolation structure includes a field shield electrode for element isolation.
Claim 20
Dependent Claim
33 words
A semiconductor memory device according to claim 11, further comprising a dielectric film formed on the lower electrode of the capacitor and an upper electrode of the capacitor formed on said dielectric film.
Claim 21
Dependent Claim
162 words
A semiconductor device comprising: a first insulating film formed on a semiconductor substrate; a first conductive film formed on said first insulating film; sidewall insulating films formed on side walls of said first conductive film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film being formed in at least two patterns together with said second insulating film and said first conductive film; a contact hole formed in said first insulating film at a portion thereof disposed between said two patterns of said first conductive film, said second insulating film and said second conductive film; and a third conductive film formed on said second conductive film and covering an inside of said contact hole, wherein said second conductive film is made of a material having an etching rate smaller than that of said first insulating film when etching said first insulating film for formation of said contact hole.
Claim 22
Dependent Claim
162 words
A semiconductor device comprising: a first insulating film formed on a semiconductor substrate; a first conductive film formed on said first insulating film; sidewall insulating films formed on side walls of said first conductive film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film being formed in at least two patterns together with said second insulating film and said first conductive film; a contact hole formed in said first insulating film at a portion thereof disposed between said two patterns of said first conductive film, said second insulating film and said second conductive film; and a third conductive film formed on said second conductive film and covering an inside of said contact hole, wherein said second conductive film is made of a material having an etching rate smaller than that of said first insulating film when etching said first insulating film for formation of said contact hole.
Claim 23
Dependent Claim
23 words
A semiconductor device according to claim 19, further comprising a lower electrode of a capacitor formed of said second and third conductive films.
Claim 24
Dependent Claim
331 words
A semiconductor memory device comprising: a plurality of memory cells formed on a surface of a semiconductor substrate, each memory cell including a transistor having a pair of impurity diffusion layers and a gate electrode, and a capacitor; a first insulating film formed to cover the transistors of the memory cells; a plurality of word lines formed on the surface of said semiconductor substrate and extending parallel to each other, each word line being connected to the gate electrode of the transistor of at least one of the memory cells; a plurality of bit lines each connected to one of the pair of impurity diffusion layers of the transistor of at least a selected one of the memory cells through a first contact hole formed in said first insulating film, a conductive film being formed on a top surface of each of said bit lines with a second insulating film interposed therebetween, wherein each of said bit lines, said conductive film formed on said bit line and said second insulating film interposed between said bit line and said conductive film are defined between side walls extending along the bit line; a sidewall made of an insulating material and formed on each of said side walls to cover at least said bit line exposed to said side wall; a lower electrode of the capacitor of each of said memory cells formed at a predetermined position on said first insulating film, said lower electrode being electrically connected to said conductive film formed on one of said bit lines and also to the other of the pair of impurity diffusion layers of the transistor of the associated memory cell through a second contact hole formed in said first insulating film; wherein said conductive film formed on the top surface of each of said bit lines is formed by a material having a lower etching rate than that of said first insulating film in etching for said second contact hole in said first insulating film.
Claim 25
Dependent Claim
331 words
A semiconductor memory device comprising: a plurality of memory cells formed on a surface of a semiconductor substrate, each memory cell including a transistor having a pair of impurity diffusion layers and a gate electrode, and a capacitor; a first insulating film formed to cover the transistors of the memory cells; a plurality of word lines formed on the surface of said semiconductor substrate and extending parallel to each other, each word line being connected to the gate electrode of the transistor of at least one of the memory cells; a plurality of bit lines each connected to one of the pair of impurity diffusion layers of the transistor of at least a selected one of the memory cells through a first contact hole formed in said first insulating film, a conductive film being formed on a top surface of each of said bit lines with a second insulating film interposed therebetween, wherein each of said bit lines, said conductive film formed on said bit line and said second insulating film interposed between said bit line and said conductive film are defined between side walls extending along the bit line; a sidewall made of an insulating material and formed on each of said side walls to cover at least said bit line exposed to said side wall; a lower electrode of the capacitor of each of said memory cells formed at a predetermined position on said first insulating film, said lower electrode being electrically connected to said conductive film formed on one of said bit lines and also to the other of the pair of impurity diffusion layers of the transistor of the associated memory cell through a second contact hole formed in said first insulating film; wherein said conductive film formed on the top surface of each of said bit lines is formed by a material having a lower etching rate than that of said first insulating film in etching for said second contact hole in said first insulating film.
Claim 26
Dependent Claim
36 words
A semiconductor memory device according to claim 21, wherein the etching rate of said conductive material formed on each of said bit lines is lower than 1/50 of the etching rate of said first insulating material.
Claim 27
Dependent Claim
31 words
A semiconductor memory device according to claim 21, wherein each of said bit lines includes a polycide layer having a two-layer structure of a polysilicon film and a tungsten silicide film.
Claim 28
Dependent Claim
50 words
A semiconductor memory device according to claim 21, wherein the transistor of each of said memory cells is formed in one of a plurality of element active regions isolated from each other by an element isolation structure having a field shield electrode formed on the surface of the semiconductor substrate.
Claim 29
Dependent Claim
40 words
A semiconductor memory device according to claim 1, wherein said first pad has a portion extending over two adjacent word lines and said second pad film has a portion extending over the field shield electrode of said element isolation structure.
Claim 30
Dependent Claim
41 words
A semiconductor memory device according to claim 21, wherein sidewall insulating films are formed on side walls of a lamination of each of said bit lines, the second insulating film and at least a part of the conductive film formed thereon.
Claim 31
Dependent Claim
18 words
A semiconductor memory device according to claim 21, wherein each of said bit lines includes a polycide layer.
Claim 32
Dependent Claim
17 words
A semiconductor memory device according to claim 21, wherein said first insulating film includes a BPSG film.
Claim 33
Dependent Claim
15 words
A semiconductor memory device according to claim 21, wherein said conductive film includes a silicon.
Claim 34
Dependent Claim
33 words
A semiconductor memory device according to claim 21, wherein said second insulating film disposed between each of said bit lines and the conductive film formed on the bit line includes an oxide film.
Claim 35
Dependent Claim
288 words
A semiconductor memory device including a transistor formed on a semiconductor substrate and having a pair of impurity diffusion layers and a gate electrode and a capacitor having a lower electrode connected to one of the impurity diffusion layers, said semiconductor memory device comprising: a first insulating film formed on said semiconductor substrate to cover said transistor; a first contact hole formed in said first insulating film at its portion disposed on the other of said impurity diffusion layers; a first conductive film electrically connected to the other of said impurity diffusion layers through said first contact hole, said first conductive film being formed to cover at least an inner side of said first contact hole and to extend over said first insulating film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film, said second insulating film and said first conductive film being formed in a pattern disposed on said first insulating film and defined between side walls extending in a predetermined direction; a sidewall insulating film made of an insulating material and formed on each of said side walls to cover at least said first conductive film exposed to said side wall; a second contact hole formed in said first insulating film; said second conductive film being formed of a material having an etching rate smaller than that of said first insulating film in etching said first insulating film for forming said second contact hole; and a third conductive film electrically connected through said second contact hole to the one of said impurity diffusion layers, said third conductive film constituting the lower electrode of the capacitor together with said second conductive film.
Claim 36
Dependent Claim
288 words
A semiconductor memory device including a transistor formed on a semiconductor substrate and having a pair of impurity diffusion layers and a gate electrode and a capacitor having a lower electrode connected to one of the impurity diffusion layers, said semiconductor memory device comprising: a first insulating film formed on said semiconductor substrate to cover said transistor; a first contact hole formed in said first insulating film at its portion disposed on the other of said impurity diffusion layers; a first conductive film electrically connected to the other of said impurity diffusion layers through said first contact hole, said first conductive film being formed to cover at least an inner side of said first contact hole and to extend over said first insulating film; a second insulating film formed on said first conductive film; a second conductive film formed on said second insulating film, said second conductive film, said second insulating film and said first conductive film being formed in a pattern disposed on said first insulating film and defined between side walls extending in a predetermined direction; a sidewall insulating film made of an insulating material and formed on each of said side walls to cover at least said first conductive film exposed to said side wall; a second contact hole formed in said first insulating film; said second conductive film being formed of a material having an etching rate smaller than that of said first insulating film in etching said first insulating film for forming said second contact hole; and a third conductive film electrically connected through said second contact hole to the one of said impurity diffusion layers, said third conductive film constituting the lower electrode of the capacitor together with said second conductive film.
Claim 37
Dependent Claim
36 words
A semiconductor memory device according to claim 31, wherein the etching rate of said conductive material formed on each of said bit lines is lower than 1/50 of the etching rate of said first insulating material.
Claim 38
Dependent Claim
17 words
A semiconductor memory device according to claim 31, wherein said first insulating film includes a BPSG film.
Claim 39
Dependent Claim
17 words
A semiconductor memory device according to claim 31, wherein said first conductive film includes a polycide film.
Claim 40
Dependent Claim
21 words
A semiconductor memory device according to claim 31, wherein said second conductive film is made of a material including a silicon.
Claim 41
Dependent Claim
33 words
A semiconductor memory device according to claim 31, further comprising a dielectric film formed on the lower electrode of the capacitor and an upper electrode of the capacitor formed on said dielectric film.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-04 | 2001-11-03 | 2002-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-04 | 2005-11-03 | 2006-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-04 | 2009-11-03 | 2010-05-05 | $7700.00 | Window Closed / Lapsed |