Patent US2034138A successfully refreshed from Google Patents.
Patent US5744866A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5744866A Expired / Lapsed US ⏱️ 0.0 years remaining

Low resistance ground wiring in a semiconductor device

Assignee: NEC Corp
•
Filing: 1997-03-11
•
Granted: 1998-04-28
•
Expires: 2017-03-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is provided a method of fabricating a semiconductor device, including the steps of (a) forming a first insulating film on a semiconductor substrate, (b) forming gate electrodes on the first insulating film, the gate electrodes having a two-layered structure including a first conductive film and a second insulating film lying over the first conductive film, (c) forming a diffusion layer around the gate electrodes, (d) forming an insulating sidewall film around a sidewall of the gate electrodes, (e) covering a resultant with a third insulating film, (f) forming a contact hole between the gate electrodes in self-aligning fashion, (g) covering a resultant with a second conductive film, (h) covering a resultant with a fourth insulating film, (i) planarizing the fourth insulating film, (j) isotropically etching the planarized fourth insulating film to make a part of the second conductive film to appear, (k) covering a resultant with a third conductive film, and (l) etching the third conductive film, the fourth insulating film and the second conductive film in a selective area to form a ground wiring layer. The above mentioned method makes it possible to form a contact hole in self-aligning fashion and further to form a low resistance ground wiring.

Inventors

  • 👤 Shinichi Horiba

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 09:37
CPC Classifications
H; H10; H10B; H10B10/00; H10W; H10W20/00; H10W20/40

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 214 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first insulating film formed partially on said semiconductor substrate; (c) gate electrodes formed on said first insulating film, said gate electrodes having a two-layered structure including a first conductive film and a second insulating film lying over said first conductive film; (d) a diffusion layer formed at a surface of said semiconductor substrate around said gate electrodes; (e) an insulating sidewall film formed around a sidewall of said gate electrodes; (f) a third insulating film partially covering said semiconductor substrate, said insulating sidewall film and said gate electrodes so that said diffusion layer, a part of said gate electrodes and a top edge of said insulating sidewall film are in exposure; (g) a second conductive film covering said third insulating film, exposed part of said gate electrodes, exposed top edge of said insulating sidewall film and said semiconductor substrate; (h) a fourth insulating film having a planarized top surface at such a level that a top surface of said second conductive film is in exposure; and (i) a third conductive film bridging over said top surface of said second conductive film, said third conductive film, said fourth insulating film and said second conductive film cooperating with one another to form a ground wiring layer.
Claim 2
Dependent Claim 214 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first insulating film formed partially on said semiconductor substrate; (c) gate electrodes formed on said first insulating film, said gate electrodes having a two-layered structure including a first conductive film and a second insulating film lying over said first conductive film; (d) a diffusion layer formed at a surface of said semiconductor substrate around said gate electrodes; (e) an insulating sidewall film formed around a sidewall of said gate electrodes; (f) a third insulating film partially covering said semiconductor substrate, said insulating sidewall film and said gate electrodes so that said diffusion layer, a part of said gate electrodes and a top edge of said insulating sidewall film are in exposure; (g) a second conductive film covering said third insulating film, exposed part of said gate electrodes, exposed top edge of said insulating sidewall film and said semiconductor substrate; (h) a fourth insulating film having a planarized top surface at such a level that a top surface of said second conductive film is in exposure; and (i) a third conductive film bridging over said top surface of said second conductive film, said third conductive film, said fourth insulating film and said second conductive film cooperating with one another to form a ground wiring layer.
Claim 3
Dependent Claim 25 words
The semiconductor device as set forth in claim 1, wherein said second conductive film is composed of one of refractory metal and refractory metal silicide.
Claim 4
Dependent Claim 22 words
The semiconductor device as set forth in claim 1, wherein said second and third conductive films are made of common conductive material.
Claim 5
Dependent Claim 27 words
The semiconductor device as set forth in claim 1, wherein said second and third conductive films are composed of one of refractory metal and refractory metal silicide.
Claim 6
Dependent Claim 27 words
The semiconductor device as set forth in claim 1, wherein at least one of said second insulating film and said insulating sidewall film is made of nitride.
Claim 7
Dependent Claim 228 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first insulating film formed partially on said semiconductor substrate; (c) gate electrodes formed on said first insulating film, said gate electrodes having a two-layered structure including a first conductive film and a second insulating film lying over said first conductive film; (d) a diffusion layer formed at a surface of said semiconductor substrate around said gate electrodes; (e) an insulating sidewall film formed around a sidewall of said gate electrodes; (f) a third insulating film partially covering said semiconductor substrate, said insulating sidewall film and said gate electrodes so that said diffusion layer, a part of said gate electrodes and a top edge of said insulating sidewall film are in exposure; (g) a second conductive film covering said third insulating film, exposed part of said gate electrodes, exposed top edge of said insulating sidewall film and said semiconductor substrate; (h) a third conductive film covering said second conductive film; (i) a fourth insulating film having a planarized top surface at such a level that a top surface of said third conductive film is in exposure; and (j) a fourth conductive film bridging over said top surface of said third conductive film, said fourth conductive film, said fourth insulating film, said third conductive film and said second conductive film cooperating with one another to form a ground wiring layer.
Claim 8
Dependent Claim 228 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first insulating film formed partially on said semiconductor substrate; (c) gate electrodes formed on said first insulating film, said gate electrodes having a two-layered structure including a first conductive film and a second insulating film lying over said first conductive film; (d) a diffusion layer formed at a surface of said semiconductor substrate around said gate electrodes; (e) an insulating sidewall film formed around a sidewall of said gate electrodes; (f) a third insulating film partially covering said semiconductor substrate, said insulating sidewall film and said gate electrodes so that said diffusion layer, a part of said gate electrodes and a top edge of said insulating sidewall film are in exposure; (g) a second conductive film covering said third insulating film, exposed part of said gate electrodes, exposed top edge of said insulating sidewall film and said semiconductor substrate; (h) a third conductive film covering said second conductive film; (i) a fourth insulating film having a planarized top surface at such a level that a top surface of said third conductive film is in exposure; and (j) a fourth conductive film bridging over said top surface of said third conductive film, said fourth conductive film, said fourth insulating film, said third conductive film and said second conductive film cooperating with one another to form a ground wiring layer.
Claim 9
Dependent Claim 25 words
The semiconductor device as set forth in claim 6, wherein said second conductive film is composed of one of refractory metal and refractory metal silicide.
Claim 10
Dependent Claim 18 words
The semiconductor device as set forth in claim 7, wherein said third conductive film is composed of polysilicon.
Claim 11
Dependent Claim 22 words
The semiconductor device as set forth in claim 6, wherein said second and fourth conductive films are made of common conductive material.
Claim 12
Dependent Claim 27 words
The semiconductor device as set forth in claim 9, wherein said second and fourth conductive films are composed of one of refractory metal and refractory metal silicide.
Claim 13
Dependent Claim 18 words
The semiconductor device as set forth in claim 10, wherein said third conductive film is composed of polysilicon.
Claim 14
Dependent Claim 27 words
The semiconductor device as set forth in claim 6, wherein at least one of said second insulating film and said insulating sidewall film is made of nitride.

References Cited (Backward Citations)

US5414302A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-27 2001-10-27 2002-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-27 2005-10-27 2006-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-27 2009-10-27 2010-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag