← Back to Patent Explorer
US5741726A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device assembly with minimized bond finger connections

Assignee: LSI Corp
•
Filing: 1996-12-06
•
Granted: 1998-04-21
•
Expires: 2016-12-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device assembly having external connections, including power supply connections such as to a power source or ground, is made without resort to bond fingers. Rather, external connections are directly made from a semiconductor die to a conductive layer. The conductive layer is disposed on one surface of a printed wring board and is divided into electrically insulated conductive segments. Each of the conductive segments is connected to an external connection, and includes one or more interconnects that can be directly connected to a semiconductor die. The conductive segments are surrounded by an array of bond fingers which serve to connect the semiconductor die to further external connections, such as signal connections. The present invention is especially advantageous in the fabrication of pin grid array (PGA) and ball grid array (BGA) type integrated circuit packages.

Inventors

  • 👤 Ivor Barber

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 17:09
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W72/00; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/5449; H10W72/547; H10W72/90; H10W72/931; H10W72/932; H10W90/00; H10W90/701; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49144; Y10T29/49146

Claims Analysis

Total Claims: 23
Claim 1
Independent Claim 164 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate; (b) centrally locating a planar conductive layer on a surface of the substrate, the planar conductive layer including one or more conductive segments electrically insulated from one another, each conductive segment adapted for connection thereto, and each conductive segment having portions surrounding a perimeter of an area adapted to receive a semiconductor die; (c) disposing a plurality of bond fingers around the periphery of the planar conductive layer, each of the plurality of bond fingers adapted for connection thereto; (d) disposing a semiconductor die above the planar conductive layer and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having a first and second plurality of bond pads thereon; and (e) connecting the portions of the one or more conductive segments to the first plurality of bond pads, and connecting the plurality of bond fingers to the second plurality of bond pads.
Claim 2
Independent Claim 164 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate; (b) centrally locating a planar conductive layer on a surface of the substrate, the planar conductive layer including one or more conductive segments electrically insulated from one another, each conductive segment adapted for connection thereto, and each conductive segment having portions surrounding a perimeter of an area adapted to receive a semiconductor die; (c) disposing a plurality of bond fingers around the periphery of the planar conductive layer, each of the plurality of bond fingers adapted for connection thereto; (d) disposing a semiconductor die above the planar conductive layer and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having a first and second plurality of bond pads thereon; and (e) connecting the portions of the one or more conductive segments to the first plurality of bond pads, and connecting the plurality of bond fingers to the second plurality of bond pads.
Claim 3
Dependent Claim 39 words
The method of making a semiconductor device assembly as recited in claim 1, wherein: at least one of the one or more conductive segments of the planar conductive layer is operable to connect the semiconductor die to a ground.
Claim 4
Dependent Claim 40 words
The method of making a semiconductor device assembly as recited in claim 1, wherein: at least one of the one or more conductive segments of the planar conductive layer is operable to connect the semiconductor die to a power source.
Claim 5
Dependent Claim 26 words
The method of making a semiconductor device assembly as recited in claim 1, wherein: the planar conductive layer and the plurality of bond fingers are coplanar.
Claim 6
Dependent Claim 20 words
The method of making a semiconductor device assembly as recited in claim 1, wherein: the planar conductive layer comprises metal.
Claim 7
Dependent Claim 20 words
The method of making a semiconductor device assembly as recited in claim 1, wherein: the planar conductive layer comprises copper.
Claim 8
Dependent Claim 19 words
The method of making a semiconductor device assembly as recited in claim 1, further comprising: encapsulating the semiconductor die.
Claim 9
Independent Claim 222 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate; (b) providing external elements on the bottom surface of the substrate for establishing electrical connections to external circuitry; (c) centrally locating a planar conductive layer on the top surface of the substrate, the planar conductive layer including one or more conductive segments electrically insulated from one another, each conductive segment adapted for connection thereto, and each conductive segment having portions surrounding a perimeter of an area adapted to receive a semiconductor die; (d) plating a plurality of vies centrally through the substrate to connect the one or more conductive segments of the centrally disposed planar conductive layer to one or more external elements centrally disposed on the bottom surface of the substrate; (e) disposing a plurality of bond fingers around the periphery of the planar conductive layer, each bond finger connected to one or more external elements; (f) disposing a semiconductor die above the planar conductive layer and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having a first and second plurality of bond pads thereon; and (g) connecting the portions of the one or more conductive segments to the first plurality of bond pads, and connecting the plurality of bond fingers to the second plurality of bond pads.
Claim 10
Independent Claim 222 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate; (b) providing external elements on the bottom surface of the substrate for establishing electrical connections to external circuitry; (c) centrally locating a planar conductive layer on the top surface of the substrate, the planar conductive layer including one or more conductive segments electrically insulated from one another, each conductive segment adapted for connection thereto, and each conductive segment having portions surrounding a perimeter of an area adapted to receive a semiconductor die; (d) plating a plurality of vies centrally through the substrate to connect the one or more conductive segments of the centrally disposed planar conductive layer to one or more external elements centrally disposed on the bottom surface of the substrate; (e) disposing a plurality of bond fingers around the periphery of the planar conductive layer, each bond finger connected to one or more external elements; (f) disposing a semiconductor die above the planar conductive layer and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having a first and second plurality of bond pads thereon; and (g) connecting the portions of the one or more conductive segments to the first plurality of bond pads, and connecting the plurality of bond fingers to the second plurality of bond pads.
Claim 11
Dependent Claim 24 words
The method of making a semiconductor device assembly as recited in claim 6, wherein: each conductive segment is interleaved with respect to one another.
Claim 12
Dependent Claim 48 words
The method of making a semiconductor device assembly as recited in claim 8, further comprising: providing a plurality of conductive patterns on the bottom surface of the printed wiring board substrate, the plurality of conductive patterns being operable to connect the plurality of vies to respective external elements.
Claim 13
Dependent Claim 20 words
The method of making a semiconductor device assembly as recited in claim 8, wherein: the external elements are conductive pins.
Claim 14
Dependent Claim 20 words
The method of making a semiconductor device assembly as recited in claim 8, wherein: the external elements are conductive balls.
Claim 15
Independent Claim 271 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate having a top and bottom surface; (b) providing a plurality of external elements on the bottom surface of the printed wiring board substrate; (c) centrally locating at least one planar inner conductive segment on the top surface of the printed wiring board substrate, the at least one planar inner conductive segment having first portions surrounding a perimeter of an area adapted to receive a semiconductor die, and connecting the at least one inner conductive segment to one or more external elements centrally located on the bottom surface of the printed wiring board substrate; (d) disposing one or more coplanar outer conductive segments around the periphery of the one or more inner conductive segments, the one or more coplanar outer conductive segments having second portions surrounding the perimeter of the area adapted to receive a semiconductor die, and connecting the one or more outer conductive segments to one or more external elements centrally located on the bottom surface of the printed wiring board substrate; (e) disposing a plurality of bond fingers around the periphery of the one or more outer conductive segments, the plurality of bond fingers adapted for connection to one or more external elements; (f) disposing a semiconductor die above the one or more inner conductive segments and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having bond pads thereon; and (g) connecting each inner and outer conductive segment to a respective bond pad, and connecting the other remaining bond pads to the plurality of bond fingers.
Claim 16
Independent Claim 271 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate having a top and bottom surface; (b) providing a plurality of external elements on the bottom surface of the printed wiring board substrate; (c) centrally locating at least one planar inner conductive segment on the top surface of the printed wiring board substrate, the at least one planar inner conductive segment having first portions surrounding a perimeter of an area adapted to receive a semiconductor die, and connecting the at least one inner conductive segment to one or more external elements centrally located on the bottom surface of the printed wiring board substrate; (d) disposing one or more coplanar outer conductive segments around the periphery of the one or more inner conductive segments, the one or more coplanar outer conductive segments having second portions surrounding the perimeter of the area adapted to receive a semiconductor die, and connecting the one or more outer conductive segments to one or more external elements centrally located on the bottom surface of the printed wiring board substrate; (e) disposing a plurality of bond fingers around the periphery of the one or more outer conductive segments, the plurality of bond fingers adapted for connection to one or more external elements; (f) disposing a semiconductor die above the one or more inner conductive segments and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having bond pads thereon; and (g) connecting each inner and outer conductive segment to a respective bond pad, and connecting the other remaining bond pads to the plurality of bond fingers.
Claim 17
Dependent Claim 34 words
The method of making a semiconductor device assembly as recited in claim 13, wherein: the at least one inner conductive segment is connected to one or more external elements that provide a ground connection.
Claim 18
Dependent Claim 24 words
The method of making a semiconductor device assembly as recited in claim 13, wherein: the one or more outer conductive segments are concentric rings.
Claim 19
Dependent Claim 33 words
The method of making a semiconductor device assembly as recited in claim 13, wherein: the concentric rings are connected to one or more external elements that provide one or more power source connections.
Claim 20
Independent Claim 257 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate having a top and bottom surface; (b) disposing a plurality of external elements on the bottom surface of the substrate; (c) centrally locating a conductive plane on the top surface of the substrate; (d) connecting the conductive plane to one or more external elements that are centrally disposed on the bottom surface of the substrate and which provide a ground connection; (e) disposing one or more coplanar conductive rings around the periphery of the conductive plane, the one or more coplanar conductive rings surrounding a perimeter of an area adapted to receive a semiconductor die; (f) connecting the one or more conductive rings to one or more external elements that are centrally disposed on the bottom surface of the substrate and which provide at least one power source connection; (g) disposing a plurality of bond fingers around the periphery of the one or more conductive rings, the plurality of bond fingers adapted for connection to other of the plurality of external elements; (h) disposing a semiconductor die above the conductive plane while exposing the periphery of the conductive plane and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having bond pads thereon; and (i) connecting at least one of the bond pads to the conductive plane, connecting at least one other of the bond pads to the one or more conductive rings, and connecting the remaining bond pads to the plurality of bond fingers.
Claim 21
Independent Claim 257 words
A method of making a semiconductor device assembly, comprising: (a) providing a printed wiring board substrate having a top and bottom surface; (b) disposing a plurality of external elements on the bottom surface of the substrate; (c) centrally locating a conductive plane on the top surface of the substrate; (d) connecting the conductive plane to one or more external elements that are centrally disposed on the bottom surface of the substrate and which provide a ground connection; (e) disposing one or more coplanar conductive rings around the periphery of the conductive plane, the one or more coplanar conductive rings surrounding a perimeter of an area adapted to receive a semiconductor die; (f) connecting the one or more conductive rings to one or more external elements that are centrally disposed on the bottom surface of the substrate and which provide at least one power source connection; (g) disposing a plurality of bond fingers around the periphery of the one or more conductive rings, the plurality of bond fingers adapted for connection to other of the plurality of external elements; (h) disposing a semiconductor die above the conductive plane while exposing the periphery of the conductive plane and within the perimeter of the area adapted to receive the semiconductor die, the semiconductor die having bond pads thereon; and (i) connecting at least one of the bond pads to the conductive plane, connecting at least one other of the bond pads to the one or more conductive rings, and connecting the remaining bond pads to the plurality of bond fingers.
Claim 22
Dependent Claim 45 words
The method of making a semiconductor device assembly as recited in claim 17, wherein: the conductive plane has a plurality of indentations for a plurality of ground interconnects and each conductive ring has a corresponding plurality of projections for a plurality of power source interconnects.
Claim 23
Dependent Claim 23 words
The method of making a semiconductor device assembly as recited in claim 17, wherein: the conductive plane is of a substantially rectangular shape.

References Cited (Backward Citations)

US5150193A Cited
US5206188A Cited
US5245214A Cited
US5457340A Cited
US5309019A Cited
US5358905A Cited
US5367763A Cited
US5604161A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-20 2001-10-20 2002-04-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-20 2005-10-20 2006-04-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-20 2009-10-20 2010-04-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag