US5739558A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High electron mobility transistor including asymmetrical carrier supply layers sandwiching a channel layer
Assignee: Mitsubishi Electric Corp
•
Filing: 1997-01-21
•
Granted: 1998-04-14
•
Expires: 2017-01-21
Abstract
Abstract A field effect transistor includes a semi-insulating semiconductor substrate; a buffer layer disposed on the substrate and having a high resistance; a first semiconductor layer disposed on the buffer layer and having a relatively high concentration of a dopant impurity; a second semiconductor layer disposed on the first semiconductor layer and having a relatively low concentration of a dopant impurity; a third semiconductor layer disposed on the second semiconductor layer and having a relatively high concentration of a dopant impurity; a fourth semiconductor layer disposed on the third semiconductor layer; and a gate electrode, a source electrode, and a drain electrode disposed on the fourth semiconductor layer wherein the electron affinity of the second semiconductor layer is larger than that of the first and third semiconductor layers, and the difference between the electron affinities of the first and second semiconductor layers proximate their junction is larger than the difference between the electron affinities of the second and third semiconductor layers proximate their junction. The linearity of an output signal with respect to an input signal is improved so that the field effect transistor has improved distortion characteristics and reduced noise on adjacent lines in frequency multiplexed communication.
Inventors
- 👤 Takao Ishida
- 👤 Naohito Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:58
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732; H10D30/4738
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
175 words
A field effect transistor comprising: a semi-insulating semiconductor substrate having a surface; a buffer layer disposed on the surface of the substrate and having a high resistance; a laminated semiconductor layer structure disposed on the buffer layer and including, serially arranged: a first semiconductor layer having a first, relatively high concentration of a dopant impurity, a second semiconductor layer having a second, relatively low concentration of a dopant impurity, lower than the first concentration, and a third semiconductor layer having a third, relatively high concentration of a dopant impurity; a fourth semiconductor layer disposed on the laminated semiconductor layer structure; and a gate electrode disposed on the fourth semiconductor layer wherein the first and third semiconductor layers are ternary semiconductor materials comprising the same three elements, the second semiconductor layer has an electron affinity larger than electron affinities of the first and third semiconductor layers, and the difference between the electron affinities of the first and second semiconductor layers is larger than the difference between the electron affinities of the second and third semiconductor layers.
Claim 2
Dependent Claim
175 words
A field effect transistor comprising: a semi-insulating semiconductor substrate having a surface; a buffer layer disposed on the surface of the substrate and having a high resistance; a laminated semiconductor layer structure disposed on the buffer layer and including, serially arranged: a first semiconductor layer having a first, relatively high concentration of a dopant impurity, a second semiconductor layer having a second, relatively low concentration of a dopant impurity, lower than the first concentration, and a third semiconductor layer having a third, relatively high concentration of a dopant impurity; a fourth semiconductor layer disposed on the laminated semiconductor layer structure; and a gate electrode disposed on the fourth semiconductor layer wherein the first and third semiconductor layers are ternary semiconductor materials comprising the same three elements, the second semiconductor layer has an electron affinity larger than electron affinities of the first and third semiconductor layers, and the difference between the electron affinities of the first and second semiconductor layers is larger than the difference between the electron affinities of the second and third semiconductor layers.
Claim 3
Dependent Claim
26 words
The field effect transistor of claim 1 wherein the electron affinity of the first semiconductor layer is smaller than the electron affinity of the third semiconductor.
Claim 4
Dependent Claim
31 words
The field effect transistor of claim 1 wherein the electron affinity of the second semiconductor layer gradually decreases in a direction from the first semiconductor layer to the third semiconductor layer.
Claim 5
Dependent Claim
31 words
The field effect transistor of claim 2 wherein the first and third semiconductor layers comprise AlGaAs and the third semiconductor layer has a higher Al composition than the first semiconductor layer.
Claim 6
Dependent Claim
31 words
The field effect transistor of claim 2 wherein the first and third semiconductor layers comprise InGaP and the first semiconductor layer has a larger Ga composition than the third semiconductor layer.
Claim 7
Dependent Claim
31 words
The field effect transistor of claim 2 wherein the first and third semiconductor layers comprise AlInAs and the first semiconductor layer has a higher Al composition than the third semiconductor layer.
Claim 8
Dependent Claim
34 words
(Amended) The field effect transistor of claim 3 wherein the second semiconductor layer comprises InGaAs having an In composition that decreases along a direction from the first semiconductor layer to the third semiconductor layer.
Claim 9
Dependent Claim
44 words
The field effect transistor of claim 1 wherein the ternary semiconductor material of the first and third semiconductor layers comprises two elements chosen from the group consisting of Al, Ga, and In and one element chosen from the group consisting of As and P.
Claim 10
Dependent Claim
43 words
The field effect transistor of claim 1 including a contact layer disposed on the fourth semiconductor layer on opposite sides of the gate electrode, and source and drain electrodes in electrical contact with the contact layer at opposite sides of the gate electrode.
References Cited (Backward Citations)
US5038187A
Cited
US5404032A
Cited
JPH06130259A
Cited
JPH06140435A
Cited
US5521404A
Cited
US5504353A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-13 | 2001-10-13 | 2002-04-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-13 | 2005-10-13 | 2006-04-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-13 | 2009-10-13 | 2010-04-14 | $7700.00 | Window Closed / Lapsed |