Patent US1205776A successfully refreshed from Google Patents.
Patent US5734910A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5734910A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrating multi-modal synchronous interrupt handlers for computer system

Assignee: International Business Machines Corp
•
Filing: 1995-12-22
•
Granted: 1998-03-31
•
Expires: 2015-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A synchronous interrupt handler for a processing system executing multiple modes of operation employs a minimum number of lines of interrupt handler code written to execute at the "zeroth" level, is combined with a virtualized interrupt vector table. An identical zeroeth level handler is inserted at each of the processor's interrupt vector entry pints. These short code sequences are the first to gain control following an interrupt. They are handwritten in the platform's native instruction set to be mode-independent. For example, if the platform's processor does not alter the "endianness" of the machine state following an interrupt, the "zeroeth level" code must be written for endian neutrality; likewise, for 32/64-bit mode, etc. For each mode of operation, there is created a Virtualized Vector Table to represent the proper interrupt handlers for each physical interrupt level. Each task data structure, implicitly reflecting its unique mode of operation, contains a pointer to its virtualized vector table. The zeroeth-level handlers then extract the virtualized vector table reference for their own interrupt level and indirectly pass control to the preloaded table value.

Inventors

  • 👤 Michael Joseph Corrigan
  • 👤 Steven Leonard Jones
  • 👤 Larry Wayne Loen
  • 👤 David Robert Russell, Jr.
  • 👤 Philip Braun Winterfield

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 15:35
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F9/461; G06F9/463

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 164 words
A method of operating a processor having a plurality of modes of operation, comprising the steps of: providing at least two different operating systems for said processor; executing a task on said processor under one of said two different operating systems, including generating a task data structure for said task, said task executing in a given one mode of said plurality of modes of operation; creating a virtual vector table for each one of said plurality of modes of operation; generating an interrupt of said task on said processor; referencing an interrupt handler in response to said interrupt, said interrupt handler being in native code of said processor; said interrupt handler saving state of said processor at the time of said interrupt by referencing said task data structure; said task data structure providing access to said virtual vector table for said given one mode of operation; executing said interrupt under said one of said operating systems from a vector in said virtual vector table.
Claim 2
Independent Claim 164 words
A method of operating a processor having a plurality of modes of operation, comprising the steps of: providing at least two different operating systems for said processor; executing a task on said processor under one of said two different operating systems, including generating a task data structure for said task, said task executing in a given one mode of said plurality of modes of operation; creating a virtual vector table for each one of said plurality of modes of operation; generating an interrupt of said task on said processor; referencing an interrupt handler in response to said interrupt, said interrupt handler being in native code of said processor; said interrupt handler saving state of said processor at the time of said interrupt by referencing said task data structure; said task data structure providing access to said virtual vector table for said given one mode of operation; executing said interrupt under said one of said operating systems from a vector in said virtual vector table.
Claim 3
Dependent Claim 26 words
A method according to claim 1 wherein said step of providing access includes storing a reference in said task data structure to said virtual vector table.
Claim 4
Dependent Claim 30 words
A method according to claim 1 wherein said interrupt handler operates at the highest level of priority of said processor to thereby be executed first upon occurrence of said interrupt.
Claim 5
Dependent Claim 27 words
A method according to claim 1 wherein said plurality of modes of operation include a 32-bit mode, a 64-bit mode, a big-endian mode and a little-endian mode.
Claim 6
Dependent Claim 25 words
A method according to claim 1 wherein said step of referencing said task data structure includes using contents of a hardware register of said processor.
Claim 7
Dependent Claim 19 words
A method according to claim 2 wherein said task data structure contains a pointer to said virtual vector table.
Claim 8
Dependent Claim 22 words
A method according to claim 1 wherein said plurality of modes of operation include a plurality of different modes of handling data.
Claim 9
Dependent Claim 166 words
An interrupt handler for a processor having a plurality of modes of operation and at least two different operating systems, comprising: a task executing on said processor under one of said two different operating systems, the task including generating a task data structure for said task, said task executing in a given one mode of said plurality of modes of operation; a virtual vector table for each one of said plurality of modes of operation; an interrupt generator for generating an interrupt for interrupting execution of said task on said processor; an interrupt handler referenced in response to said interrupt, said interrupt handler being in native code of said processor; said interrupt handler saving state of said processor at the time of said interrupt by referencing said task data structure; said task data structure accessing said virtual vector table for said given mode of operation; said interrupt being executed under said one of said two different operating systems from a vector in said virtual vector table.
Claim 10
Dependent Claim 166 words
An interrupt handler for a processor having a plurality of modes of operation and at least two different operating systems, comprising: a task executing on said processor under one of said two different operating systems, the task including generating a task data structure for said task, said task executing in a given one mode of said plurality of modes of operation; a virtual vector table for each one of said plurality of modes of operation; an interrupt generator for generating an interrupt for interrupting execution of said task on said processor; an interrupt handler referenced in response to said interrupt, said interrupt handler being in native code of said processor; said interrupt handler saving state of said processor at the time of said interrupt by referencing said task data structure; said task data structure accessing said virtual vector table for said given mode of operation; said interrupt being executed under said one of said two different operating systems from a vector in said virtual vector table.
Claim 11
Dependent Claim 23 words
Apparatus according to claim 8 wherein said reference to said task data structure includes using contents of a hardware register of said processor.
Claim 12
Dependent Claim 28 words
Apparatus according to claim 8 wherein said accessing of said virtual vector table includes using a stored reference in said task data structure to said virtual vector table.
Claim 13
Dependent Claim 18 words
Apparatus according to claim 10 wherein said task data structure contains a pointer to said virtual vector table.
Claim 14
Dependent Claim 29 words
Apparatus according to claim 8 wherein said interrupt handler operates at the highest level of priority of said processor to thereby be executed first upon occurrence of said interrupt.
Claim 15
Dependent Claim 21 words
Apparatus according to claim 8 wherein said plurality of modes of operation include a plurality of different modes of handling data.
Claim 16
Dependent Claim 27 words
Apparatus according to claim 13 wherein said plurality of modes of handling data include a 32-bit mode, a 64-bit mode, a big-endian mode and a little-endian mode.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-03-30 2001-09-29 2002-03-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-03-30 2005-09-29 2006-03-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-03-30 2009-09-29 2010-03-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag