Patent US5729166A successfully refreshed from Google Patents.
US5729166A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digitally implemented frequency multiplication circuit having adjustable multiplication ratio and method of operation
Assignee: Apple Inc
•
Filing: 1996-06-10
•
Granted: 1998-03-17
•
Expires: 2016-06-10
Abstract
Abstract A frequency multiplication circuit (10) includes a periodic interval selector (12) and a delay element (28) to produce an output signal (26) in phase with, and at a frequency multiple of a reference signal (18). During a first time interval, the periodic interval selector (12) bases the output signal (26) on the reference signal (18). During a second time interval, the periodic interval selector (12) bases the output signal (26) on a delayed signal (22) produced by the delay element (14) based upon the output signal (26). Feedback from the output of the periodic interval selector (12) through the delay element (14) and the operation of the periodic interval selector (12) causes the output signal (26) to be in phase with, and at a frequency multiple of the reference signal (18). Delay adjuster (52) adjusts delay produced by the delay element (14) to adjust the output signal (26) to cause the output signal (26) to have a desired duty cycle consistency. Periodic interval selector (12) and delay adjuster (52) may be adjusted as well as to adjust a frequency multiplication ratio of the frequency multiplication circuit (10). Delay element (14) may be implemented with digital circuit elements such as inverters, other logic gates, or individual circuit elements operably coupled to produce a controllable variable delay.
Inventors
- 👤 Michael R. May
- 👤 Michael D. Cave
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:16
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/00006
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
94 words
A digital frequency multiplier, comprising: a periodic interval selector having a reference signal input for receiving a reference signal, a delayed signal input, and a periodic interval selector output; and a delay element having an input connected to the periodic interval selector output and a delayed signal output connected to the delayed signal input, the delay element comprising an adjustable plurality of logic gates operably connected to produce an adjustable delayed output signal at the delayed signal output with respect to a periodic interval selector output signal at the input of the delay element.
Claim 2
Dependent Claim
94 words
A digital frequency multiplier, comprising: a periodic interval selector having a reference signal input for receiving a reference signal, a delayed signal input, and a periodic interval selector output; and a delay element having an input connected to the periodic interval selector output and a delayed signal output connected to the delayed signal input, the delay element comprising an adjustable plurality of logic gates operably connected to produce an adjustable delayed output signal at the delayed signal output with respect to a periodic interval selector output signal at the input of the delay element.
Claim 3
Dependent Claim
81 words
The digital frequency multiplier of claim 1, wherein: the periodic interval selector further comprises circuitry for producing the periodic interval selector output signal that is based upon the reference signal during a first time interval and that is based upon the adjustable delayed output signal during a second time interval; and the delay element comprises further circuitry for producing the adjustable delayed output signal, wherein the adjustable delayed output signal is a delayed representation of the periodic interval selector output signal.
Claim 4
Dependent Claim
76 words
The digital frequency multiplier of claim 2, wherein the delay element further comprises a delay magnitude input, and the digital frequency multiplier further comprises: a delay adjuster having a first input connected to the reference signal input, a second input connected to the delayed signal input, and a delay adjuster output connected to the delay magnitude input of the delay element, wherein a delay produced by the delay element is based upon the delay adjuster output.
Claim 5
Dependent Claim
58 words
The digital frequency multiplier of claim 3, wherein the delay adjuster comprises: an edge comparator having a first input as the reference signal input, a second input as the delayed signal input, and an output; and a state machine having an input connected to the output of the edge comparator and an output as the delay adjuster output.
Claim 6
Dependent Claim
62 words
The digital frequency multiplier of claim 4, wherein the edge comparator comprises a flip-flop having the delayed signal input as a first input and the reference signal input as a second input; and the state machine comprises a counter having an input connected to the output of the edge comparator, a clock input, and a counter output as the delay adjuster output.
Claim 7
Dependent Claim
35 words
The digital frequency multiplier of claim 3, wherein the delay adjuster further comprises: a delay biaser, wherein the delay biaser limits the delay produced by the delay element to be below a delay threshold level.
Claim 8
Dependent Claim
44 words
The digital frequency multiplier of claim 2, wherein: the first time interval comprises an interval corresponding to a transition of the reference signal present at the reference signal input; and the second time interval comprises an interval mutually exclusive with the first time interval.
Claim 9
Dependent Claim
44 words
The digital frequency multiplier of claim 2, wherein the first time interval comprises an interval that encompasses a transition of the reference signal present at the reference signal input and an adjacent transition of the adjustable delayed output signal at the delayed signal input.
Claim 10
Dependent Claim
44 words
The digital frequency multiplier of claim 1, wherein a respective frequency of an output signal at the periodic interval selector output comprises an integer multiple of a respective frequency of the reference signal present at the reference signal input of the periodic interval selector.
Claim 11
Dependent Claim
147 words
A phase-locked frequency multiplier circuit comprising: a periodic interval selector, wherein the periodic interval selector receives a reference signal and a delayed signal, and wherein the periodic interval selector produces an output signal based upon the reference signal during a first time interval and based upon the delayed signal during a second time interval; a delay element operably coupled to the periodic interval selector, wherein the delay element receives the output signal and produces the delayed signal, wherein the delayed signal is a delayed representation of the output signal; and a delay adjuster operably coupled to the delay element, wherein the delay adjuster receives the reference signal and the delayed signal, and wherein the delay adjuster adjusts a delay of the delay element based upon the reference signal and the delayed signal to cause the output signal to be at a multiple frequency of the reference signal.
Claim 12
Dependent Claim
147 words
A phase-locked frequency multiplier circuit comprising: a periodic interval selector, wherein the periodic interval selector receives a reference signal and a delayed signal, and wherein the periodic interval selector produces an output signal based upon the reference signal during a first time interval and based upon the delayed signal during a second time interval; a delay element operably coupled to the periodic interval selector, wherein the delay element receives the output signal and produces the delayed signal, wherein the delayed signal is a delayed representation of the output signal; and a delay adjuster operably coupled to the delay element, wherein the delay adjuster receives the reference signal and the delayed signal, and wherein the delay adjuster adjusts a delay of the delay element based upon the reference signal and the delayed signal to cause the output signal to be at a multiple frequency of the reference signal.
Claim 13
Dependent Claim
109 words
The phase-locked frequency multiplier circuit of claim 10, wherein the delay adjuster comprises: an edge comparator having a first comparator input receiving the reference signal, a second comparator input receiving the delayed signal, and a comparator output producing a delay increase signal when the delayed signal arrives prior to the reference signal and a delay decrease signal when the reference signal arrives prior to the delayed signal; and a state machine operably coupled to the edge comparator, wherein the state machine receives the delay increase signal and the delay decrease signal, and wherein an output of the state machine represents a delay to be produced by the delay element.
Claim 14
Dependent Claim
59 words
The phase-locked frequency multiplier circuit of claim 11, wherein the state machine comprises: a counter operably coupled to the edge comparator, wherein the counter receives the delay increase signal as a count-up signal and the delay decrease signal as a count-down signal, and wherein an output of the counter represents a delay to be produced by the delay element.
Claim 15
Dependent Claim
51 words
The phase-locked frequency multiplier circuit of claim 11, wherein the delay adjuster further comprises: a delay biaser operably coupled to the edge comparator, wherein the delay biaser delays receipt of the delayed signal by the edge comparator to cause the delay of the delay element to not exceed a delay limit.
Claim 16
Dependent Claim
28 words
The phase-locked frequency multiplier circuit of claim 10, wherein a respective frequency of the output signal is an integer multiple of a respective frequency of the reference signaI.
Claim 17
Dependent Claim
25 words
The phase-locked frequency multiplier of claim 10, wherein the delay element comprises an adjustable plurality of logic gates operably connected to produce an adjustable delay.
Claim 18
Independent Claim
98 words
A method of generating a phase-locked multiple frequency output signal based upon a reference signal comprising the steps of: receiving the reference signal; providing a representation of the reference signal as an output signal during a first time interval; providing a representation of a delayed signal as the output signal during a second time interval; and selectively delaying the output signal to produce the delayed signal; and adjusting a delay of the delayed signal based upon the reference signal and the delayed signal to cause the output signal to be at a multiple frequency of the reference signal.
Claim 19
Independent Claim
98 words
A method of generating a phase-locked multiple frequency output signal based upon a reference signal comprising the steps of: receiving the reference signal; providing a representation of the reference signal as an output signal during a first time interval; providing a representation of a delayed signal as the output signal during a second time interval; and selectively delaying the output signal to produce the delayed signal; and adjusting a delay of the delayed signal based upon the reference signal and the delayed signal to cause the output signal to be at a multiple frequency of the reference signal.
Claim 20
Dependent Claim
33 words
The method of claim 16, further comprising the step of: biasing a delay of a delay interval between the output signal and the delayed signal to meet interval constraints of the output signal.
References Cited (Backward Citations)
JPS60187123A
Cited
JPH05218821A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-16 | 2001-09-15 | 2002-03-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-16 | 2005-09-15 | 2006-03-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-16 | 2009-09-15 | 2010-03-17 | $7700.00 | Window Closed / Lapsed |