Patent US5705937A successfully refreshed from Google Patents.
US5705937A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for programmable dynamic termination
Assignee: Cypress Semiconductor Corp
•
Filing: 1996-02-23
•
Granted: 1998-01-06
•
Expires: 2016-02-23
Abstract
Abstract The present invention provides a device for terminating a data bus. The present invention provides the proper termination without the use of external discrete components. The device can be programmed, at the chip level, to produce particular termination resistances that are commonly used. The present invention termination device uses a minimum of power dissipation which may be useful in applications that require minimum power consumption.
Inventors
- 👤 Kok-Kean Yap
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 18:14
CPC Classifications
H; H03; H03H; H03H11/00; H03H11/02; H03H11/28
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
95 words
A device for terminating a data bus comprising: one or more termination elements each having (i) a load output, (ii) a bus input and (iii) a plurality of control inputs, each of said elements presents one of a plurality of resistances at each of said load outputs in response to said plurality of control inputs; and an input enable that is at either (i) a first digital state that enables said plurality of resistances or (ii) a second digital State that prevents any of said plurality of resistances from being presented at said load outputs.
Claim 2
Independent Claim
95 words
A device for terminating a data bus comprising: one or more termination elements each having (i) a load output, (ii) a bus input and (iii) a plurality of control inputs, each of said elements presents one of a plurality of resistances at each of said load outputs in response to said plurality of control inputs; and an input enable that is at either (i) a first digital state that enables said plurality of resistances or (ii) a second digital State that prevents any of said plurality of resistances from being presented at said load outputs.
Claim 3
Dependent Claim
46 words
The device according to claim 1 wherein said control inputs comprise a first control input and a second control input, wherein said first and second control inputs are used to determine which one of said plurality of resistances is presented at each of said load outputs.
Claim 4
Dependent Claim
44 words
The device according to claim 1 wherein: one of said resistances is configured to operate as a terminator of an Industry Standard Architecture (ISA) bus; and another one of said resistances is configured as a terminator of a Small Computer Systems Interface (SCSI) bus.
Claim 5
Dependent Claim
23 words
The device according to claim 1 further comprising an input/output terminal for providing an interface between said terminating device and an internal circuit.
Claim 6
Dependent Claim
23 words
The device according to claim 1 further comprising a bonding pad for providing an interface between said terminating device and an external device.
Claim 7
Dependent Claim
118 words
The device according to claim 5 further comprising: a plurality of transistors wherein at least two of said plurality of transistors provide a first resistance path and at least two of said plurality of transistors provide a second resistance path; a plurality of pass gates wherein at least one of said plurality of pass gates has a gate coupled to one of said plurality of control inputs to enable said first resistance path to produce one of said plurality of resistances; and another one of said plurality of pass gates has a gate coupled to another one of said plurality of control signals to enable said second resistance path to produce another one of said plurality of resistances.
Claim 8
Dependent Claim
40 words
The device according to claim 6 wherein each said plurality of pass gates is at a first state that enables said first or second resistance path or is at a second state that disables said first or second resistance path.
Claim 9
Dependent Claim
31 words
The device according to claim 7 wherein each of said plurality of pass gates switches between said first and second states in response to one of said plurality of control inputs.
Claim 10
Dependent Claim
45 words
The device according to claim 6 wherein each of said plurality of pass gates is at said first state when a first combination of said control inputs is present and is at a second state when a second combination of said control inputs is present.
Claim 11
Dependent Claim
15 words
The device according to claim 6 wherein said plurality of transistors are n-channel MOS transistors.
Claim 12
Dependent Claim
17 words
The device according to claim 6 wherein said plurality of pass gates are p-channel MOS pass gates.
Claim 13
Dependent Claim
15 words
The device according to claim 6 wherein said plurality of transistors are p-channel MOS transistors.
Claim 14
Independent Claim
165 words
A device for terminating a data bus comprising: one or more termination elements each having (i) a load output, (ii) a bus input and (iii) a plurality of control inputs, each of said elements presents one of a plurality of resistances at each of said load outputs in response to said plurality of control inputs; a plurality of transistors wherein at least two of said plurality of transistors provide a first resistance path and at least two of said plurality of transistors provide a second resistance path; a plurality of pass gates wherein at least one of said plurality of pass gates has a gate coupled to one of said plurality of control inputs to enable said first resistance path to produce one of said plurality of resistances; and another one of said plurality of pass gates has a gate coupled to another one of said plurality of control signals to enable said second resistance path to produce another one of said plurality of resistances.
Claim 15
Independent Claim
165 words
A device for terminating a data bus comprising: one or more termination elements each having (i) a load output, (ii) a bus input and (iii) a plurality of control inputs, each of said elements presents one of a plurality of resistances at each of said load outputs in response to said plurality of control inputs; a plurality of transistors wherein at least two of said plurality of transistors provide a first resistance path and at least two of said plurality of transistors provide a second resistance path; a plurality of pass gates wherein at least one of said plurality of pass gates has a gate coupled to one of said plurality of control inputs to enable said first resistance path to produce one of said plurality of resistances; and another one of said plurality of pass gates has a gate coupled to another one of said plurality of control signals to enable said second resistance path to produce another one of said plurality of resistances.
Claim 16
Dependent Claim
41 words
The device according to claim 13 wherein each of said plurality of pass gates is at a first state that enables said first or second resistance path or is at a second state that disables said first or second resistance path.
Claim 17
Dependent Claim
31 words
The device according to claim 14 wherein each of said plurality of pass gates switches between said first and second states in response to one of said plurality of control inputs.
Claim 18
Dependent Claim
45 words
The device according to claim 13 wherein each of said plurality of pass gates is at said first state when a first combination of said control inputs is present and is at a second state when a second combination of said control inputs is present.
Claim 19
Independent Claim
15 words
The device according to claim, 13 wherein said plurality of transistors are n-channel MOS transistors.
Claim 20
Dependent Claim
17 words
The device according to claim 13 wherein said plurality of pass gates are p-channel MOS pass gates.
References Cited (Backward Citations)
US4748426A
Cited
JPH02170570A
Cited
US5164663A
Cited
US5341039A
Cited
US5194765A
Cited
US5220216A
Cited
US5422580A
Cited
US5502400A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-05 | 2001-07-07 | 2002-01-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-05 | 2005-07-07 | 2006-01-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-05 | 2009-07-07 | 2010-01-06 | $7700.00 | Window Closed / Lapsed |