← Back to Patent Explorer
US5703593A Expired / Lapsed US ⏱️ 0.0 years remaining

Adaptive DPCA subsystem

Assignee: Northrop Grumman Systems Corp
•
Filing: 1995-12-12
•
Granted: 1997-12-30
•
Expires: 2015-12-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An ADPCA subsystem includes a weight processor for weighting the delta channel signal according to the results of an adaptive algorithm to which the output of a DPCA vector combiner is input. An AMTI vector combiner is connected to the output of the DPCA vector combiner to form the filter output. The delta channel signal is time delayed and samples of the delta channel signal are collected by the processor together with a sum channel sample and a residue sample, in order to apply the proper weights to the undelayed and delayed delta channel samples. The output of the ADPCA weight processor therefore provides an optimum correction signal to the vector combiner.

Inventors

  • 👤 Thomas A. Campbell
  • 👤 Heinz H. Schreiber
  • 👤 Niki Yioves

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 04:16
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/02; G01S13/06; G01S13/42; G01S13/44; G01S13/4472; G01S13/50; G01S13/52; G01S13/522; G01S13/524; G01S13/5242; G01S13/449; G01S13/5244; G01S13/66; G01S13/72; G01S13/723; G01S13/726

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 155 words
In a signal processing subsystem, including: means for receiving a signal at a predetermined interval and converting said signal into signals representative of a sum channel vector and a difference channel vector; means for modifying the difference channel vector to obtain a correction vector; means for subtracting the correction vector from the sum channel vector to obtain a difference vector; means for adding the correction vector to the sum channel vector to obtain a sum vector; means for storing the sum vector for said predetermined interval; means for combining the difference vector with the sum vector after having stored the sum vector for said predetermined interval, wherein the improvement comprises: weight processor means connected between the vector combiner means and the difference channel modulating means for combining an output of said vector combiner with said difference channel signal in order to adaptively modify said correction vector to optimize said output of said vector combiner means.
Claim 2
Dependent Claim 155 words
In a signal processing subsystem, including: means for receiving a signal at a predetermined interval and converting said signal into signals representative of a sum channel vector and a difference channel vector; means for modifying the difference channel vector to obtain a correction vector; means for subtracting the correction vector from the sum channel vector to obtain a difference vector; means for adding the correction vector to the sum channel vector to obtain a sum vector; means for storing the sum vector for said predetermined interval; means for combining the difference vector with the sum vector after having stored the sum vector for said predetermined interval, wherein the improvement comprises: weight processor means connected between the vector combiner means and the difference channel modulating means for combining an output of said vector combiner with said difference channel signal in order to adaptively modify said correction vector to optimize said output of said vector combiner means.
Claim 3
Dependent Claim 41 words
A system as claimed in claim 1, further comprising means for combining consecutive outputs of said vector combiner means in a second vector combiner means to obtain a second output, and for feeding said second output back to said processor means.
Claim 4
Dependent Claim 70 words
A system as claimed in claim 1 wherein said subsystem, is a DPCA Doppler radar subsystem, said receiving and converting means includes an antenna aperture, a delta corporate feed, and a sigma corporate feed, said vector combiner means is a DPCA vector combiner, and said weight processor means includes an adaptive algorithm processor for minimizing a residue vector present in said output by generating coefficients for the difference channel vector.
Claim 5
Dependent Claim 44 words
A system as claimed in claim 3, further comprising means including an AMTI filter for combining consecutive outputs of said vector combiner in a second vector combiner means to obtain a second output, and for feeding said second output back to said processor means.
Claim 6
Dependent Claim 66 words
A system as claimed in claim 1 wherein said weight processor means includes a processor connected to receive the output of the vector combiner, multiplier means for combining a weight coefficients output by said processor with said difference channel vector to form a modified correction vector, and means for inputting the difference channel vector to said processor and the modified correction vector to said vector combiner.
Claim 7
Dependent Claim 73 words
A system as claimed in claim 5, wherein said weight processor means further comprises delay circuit means for delaying the signal representative of the difference channel vector by one said interval, and second multiplier means for combining a second coefficient with the delayed difference channel signal representative of the difference channel vector to form a modified correction vector and with said modified delayed difference channel signal to form a further modified correction vector.
Claim 8
Dependent Claim 117 words
A system as claimed in claim 6, wherein said weight processor further comprises second delay circuit means for delaying the delayed difference channel vector signal by a second said internal to form a modified twice delayed difference channel vector signal and a third multiplier for combining a third coefficient with the twice delayed difference channel vector signal, and means for combining said further modified correction vector with said modified twice delayed difference channel vector signal and a third multiplier for combining a third coefficient with the twice delayed difference channel vector signal, and means for combining said further modified correction vector with said modified twice delayed difference channel vector signal delay pulse to obtain said correction vector.
Claim 9
Dependent Claim 39 words
A system as claimed in claim 7, further comprising means for connecting an output of a second vector combiner means, connected to combine consecutive outputs of the first vector combiner means, with an input of said weight processor means.
Claim 10
Dependent Claim 70 words
A system as claimed in claim 8, wherein said subsystem is a DPCA Doppler radar subsystem, said receiving and converting means includes an antenna aperture, a delta corporate feed, and a sigma corporate feed, and vector combiner means is a DPCA vector combiner, and said weight processor means included an adaptive algorithm processor for minimizing a residue vector present in said output by generating coefficient for the difference channel vector.
Claim 11
Dependent Claim 38 words
A system as claimed in claim 1, wherein said subsystem is a DPCA Doppler radar subsystem and said processor means further includes means for inputting signals representative of an airborne platform velocity and platform angle relative to horizontal.

References Cited (Backward Citations)

US4093950A Cited
US4121209A Cited
US4825213A Cited
US5510796A Cited
US4914441A Cited
US4914442A Cited
US4885590A Cited
US5061934A Cited
US5357256A Cited
US5539412A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-12-29 2001-06-30 2001-12-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-12-29 2005-06-30 2005-12-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-12-29 2009-06-30 2009-12-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag