Patent US2329520A successfully refreshed from Google Patents.
Patent US5701409A successfully refreshed from Google Patents.
US5701409A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error generation circuit for testing a digital bus
Assignee: Microsemi Storage Solutions Inc
•
Filing: 1995-02-22
•
Granted: 1997-12-23
•
Expires: 2015-02-22
Abstract
Abstract In order to test a parallel digital bus, an integrated circuit adapted for coupling to the bus has a bus error generation circuit which generates and/or simulates bus error conditions on the bus. During test, an error command is loaded into a command register of the bus error generation circuit via the bus. The bus error generation circuit then decodes the command, and either: 1) generates an error condition on the bus during a subsequent bus cycle, or 2) simulates an error condition on the bus during a subsequent bus cycle. A status configuration register in the integrated circuit and status configuration registers in other devices on the bus are then read to determine whether the integrated circuit and other devices properly detected and/or handled the generated or simulated error. By providing a bus error generation circuit in the integrated circuits coupled to a bus inside personal computer, built-in test of the personal computer is facilitated.
Inventors
- 👤 Stillman F. Gates
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 23:45
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/221; G06F11/26; G06F11/261
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
140 words
A method, comprising the steps of: (a) controlling an integrated circuit of a first device to generate a bus error condition onto a parallel bus; (b) on a second device coupled to said parallel bus, detecting said bus error condition and asserting a signal on said bus indicative of said bus error condition; (c) receiving said signal on said integrated circuit and setting a bit in a status register of said integrated circuit to log said bus error condition; and (d) repeating said steps (a) through (c), wherein each of said steps (a) involves outputting a different data value onto said parallel bus and outputting an incorrect parity value onto said parallel bus for the different data value, the incorrect parity value during the first step (a) being different from the incorrect parity value output during the second step (a).
Claim 2
Independent Claim
140 words
A method, comprising the steps of: (a) controlling an integrated circuit of a first device to generate a bus error condition onto a parallel bus; (b) on a second device coupled to said parallel bus, detecting said bus error condition and asserting a signal on said bus indicative of said bus error condition; (c) receiving said signal on said integrated circuit and setting a bit in a status register of said integrated circuit to log said bus error condition; and (d) repeating said steps (a) through (c), wherein each of said steps (a) involves outputting a different data value onto said parallel bus and outputting an incorrect parity value onto said parallel bus for the different data value, the incorrect parity value during the first step (a) being different from the incorrect parity value output during the second step (a).
Claim 3
Dependent Claim
293 words
An integrated circuit, comprising: a first plurality of address and data terminals for coupling to address and data lines of a PCI bus; a parity generator having a plurality of input leads coupled to the first plurality of address and data terminals; a second terminal for coupling to a PAR line of the PCI bus; a third terminal for coupling to a PERR# line of the PCI bus; a bus error generation circuit having a first input lead coupled to an output lead of the parity generator, the bus error generation circuit having a first output lead and a second input lead coupled the second terminal, the bus error generation circuit having a third input lead coupled to the third terminal, the bus error generation circuit also having a second plurality of output leads coupled to the plurality of input leads of the parity generator and to the first plurality of address and data terminals, the bus error generation circuit being capable of inverting a parity value received from the parity generator and outputting an inverted parity value on the second terminal; and a register having a plurality of output leads, the plurality of output leads being coupled to a second plurality of input leads of the bus error generation circuit so that information stored in the register can pass through the bus error generation circuit and to the first plurality of address and data terminals, wherein the bus error generation circuit comprises: means for inverting a value received on the second terminal; and a parity error check circuit outputting an error signal onto the third terminal if a parity determined for information received on the first plurality of address and data terminals differs from a value received from the means for inverting.
Claim 4
Dependent Claim
293 words
An integrated circuit, comprising: a first plurality of address and data terminals for coupling to address and data lines of a PCI bus; a parity generator having a plurality of input leads coupled to the first plurality of address and data terminals; a second terminal for coupling to a PAR line of the PCI bus; a third terminal for coupling to a PERR# line of the PCI bus; a bus error generation circuit having a first input lead coupled to an output lead of the parity generator, the bus error generation circuit having a first output lead and a second input lead coupled the second terminal, the bus error generation circuit having a third input lead coupled to the third terminal, the bus error generation circuit also having a second plurality of output leads coupled to the plurality of input leads of the parity generator and to the first plurality of address and data terminals, the bus error generation circuit being capable of inverting a parity value received from the parity generator and outputting an inverted parity value on the second terminal; and a register having a plurality of output leads, the plurality of output leads being coupled to a second plurality of input leads of the bus error generation circuit so that information stored in the register can pass through the bus error generation circuit and to the first plurality of address and data terminals, wherein the bus error generation circuit comprises: means for inverting a value received on the second terminal; and a parity error check circuit outputting an error signal onto the third terminal if a parity determined for information received on the first plurality of address and data terminals differs from a value received from the means for inverting.
Claim 5
Dependent Claim
78 words
The integrated circuit of claim 2, wherein the bus error generation circuit further comprises: a command register; and a command decoder, wherein the means for inverting has a first input lead, a second input lead, and an output lead, the first input lead being coupled to the second terminal, the second input lead being coupled to an output lead of the command decoder, the output lead being coupled to an input lead of the parity error check circuit.
Claim 6
Dependent Claim
111 words
The integrated circuit of claim 3, wherein the bus error generation circuit further comprises: means for inverting a parity value received from the parity generator, the means for inverting a parity value having a first input lead, a second input lead and an output lead, the first input lead being coupled to the output lead of the parity generator, the second input lead being coupled to an output lead of the command decoder; and an output register having an input lead and an output lead, the input lead being coupled to an output lead of the means for inverting a parity value, the output lead being coupled to the second terminal.
References Cited (Backward Citations)
US3786415A
Cited
US4149038A
Cited
US5291489A
Cited
US5001712A
Cited
US4999837A
Cited
US5257393A
Cited
US5033049A
Cited
US5206948A
Cited
US5226153A
Cited
US5297277A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-22 | 2001-06-23 | 2001-12-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-22 | 2005-06-23 | 2005-12-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-22 | 2009-06-23 | 2009-12-23 | $7700.00 | Window Closed / Lapsed |