US5701091A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Routing resources for hierarchical FPGA
Assignee: Xilinx Inc
•
Filing: 1995-06-06
•
Granted: 1997-12-23
•
Expires: 2015-06-06
Abstract
Abstract In an FPGA having a hierarchical routing structure, additional routing lines are provided which have different destinations for different cells within a block. A pattern is chosen which allows signal lines to turn corners conveniently. In one embodiment having cells arranged into 4×4 blocks, cells on the diagonal of a block generate signals which are provided to switches which form one boundary of the block.
Inventors
- 👤 Thomas A. Kean
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 05:36
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17704; H03K19/1774
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
143 words
A programmable logic device comprising: a plurality of cells arranged in an array in said programmable logic device; a plurality of routing lines, said routing lines extending in north-south or east-west directions; a plurality of switches grouping said cells into a plurality of blocks of cells; at least one multiplexer in each of said cells which takes inputs from a plurality of signals coming into said cell and provides an output signal, the output signals from multiplexers in one of said blocks being connected to at least one of said switches, the choice of which switch being determined by the position of said cell in its block; each of said cells within said one of said blocks being connected to at least one switch via a wire, said wire being connected to no other of said cells in said one of said blocks.
Claim 2
Dependent Claim
143 words
A programmable logic device comprising: a plurality of cells arranged in an array in said programmable logic device; a plurality of routing lines, said routing lines extending in north-south or east-west directions; a plurality of switches grouping said cells into a plurality of blocks of cells; at least one multiplexer in each of said cells which takes inputs from a plurality of signals coming into said cell and provides an output signal, the output signals from multiplexers in one of said blocks being connected to at least one of said switches, the choice of which switch being determined by the position of said cell in its block; each of said cells within said one of said blocks being connected to at least one switch via a wire, said wire being connected to no other of said cells in said one of said blocks.
Claim 3
Dependent Claim
85 words
A programmable logic device as in claim 1 in which said blocks comprise a 4×4 array of cells, and multiplexers in cells of said 4×4 array are connected to switches such that multiplexers on one diagonal of said 4×4 array connect to switches located north and south of said cells, and multiplexers on the other diagonal of said 4×4 array connect to switches located east and west of said cells; whereby said multiplexers allow a 4-line bus to turn a 90-degree corner in said block.
References Cited (Backward Citations)
US5019736A
Cited
US5218240A
Cited
US5208491A
Cited
WO1994010754A1
Cited
US5448186A
Cited
US5512765A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-22 | 2001-06-23 | 2001-12-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-22 | 2005-06-23 | 2005-12-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-22 | 2009-06-23 | 2009-12-23 | $7700.00 | Window Closed / Lapsed |