← Back to Patent Explorer
US5698470A Expired / Lapsed US ⏱️ 0.0 years remaining

Fabrication method of multilayer printed wiring board

Assignee: Kyocera Circuit Solutions Inc
•
Filing: 1996-12-24
•
Granted: 1997-12-16
•
Expires: 2016-12-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fabrication method of a multilayer PWB that makes it possible to fabricate a multilayer PWB at low fabrication cost without the assembly and pressing processes. First, a first insulating layer serving as an undercoating layer is formed on a first patterned conductive layer and the uncovered surface of an insulating substrate. Next, the first insulating layer is exposed to light, thereby partially curing the first insulating layer. The combination of a second insulating layer and a second conductive layer is laminated under heat on the partially-cured first insulating layer so that the second insulating layer is contacted with the first insulating layer. During this step, the first insulating layer is heated and softened, thereby reducing its surface irregularity. The first and second insulating are then heated and entirely cured, and simultaneously, the substrate, the first conductive layer, the first insulating layer, the second insulating layer, and the second conductive layer are combined with each other. Thereafter, penetrating holes are formed to vertically penetrate the substrate, and the second conductive layer is patterned to form an outer circuit.

Inventors

  • 👤 Masahiro Yamaguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 21:30
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4644; H05K3/4652; H05K3/4655; H05K2201/00; H05K2201/01; H05K2201/0183; H05K2201/0195; H05K2201/03; H05K2201/0332; H05K2201/0335; H05K2201/0355; H05K2201/0358; H05K2203/00; H05K2203/07; H05K2203/0756; H05K2203/0759; H05K3/0011; H05K3/0017; H05K3/0023

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 319 words
A fabrication method of a multilayer printed wiring board, said method comprising the steps of: (a) preparing an insulating substrate having a first patterned conductive layer serving as an inner circuit; said first patterned conductive layer being adhered on a surface of said substrate; (b) forming a first insulating layer serving as an undercoating layer on said first conductive layer and said uncovered surface of said substrate; said first insulating layer being made of a material having a photo-setting property that cures due to exposure to light, a softening property that softens at a first temperature higher than a room temperature, and a thermosetting property that cures at a second temperature or higher; said second temperature being higher than said first temperature; (c) exposing said first insulating layer to light, thereby partially curing said first insulating layer; (d) forming a second insulating layer on a surface of a second conductive layer to be coupled therewith; said second insulating layer being made of a material having a thermosetting property that cures at a third temperature or higher; said third temperature being higher than said first temperature; (e) laminating said combination of said second insulating layer and said second conductive layer under heat on said partially-cured first insulating layer so that said second insulating layer is contacted with said first insulating layer; during this step, said first insulating layer being heated up to said first temperature, thereby softening said first insulating layer to reduce its surface irregularity; (f) heating said first and second insulating layers at a temperature equal to or higher than said second and third temperatures, thereby entirely curing said first and second insulating layers and combining said substrate, said first conductive layer, said first insulating layer, said second insulating layer, and said second conductive layer with each other; (g) forming holes to vertically penetrate said substrate; and (h) patterning said second conductive layer to form an outer circuit.
Claim 2
Dependent Claim 319 words
A fabrication method of a multilayer printed wiring board, said method comprising the steps of: (a) preparing an insulating substrate having a first patterned conductive layer serving as an inner circuit; said first patterned conductive layer being adhered on a surface of said substrate; (b) forming a first insulating layer serving as an undercoating layer on said first conductive layer and said uncovered surface of said substrate; said first insulating layer being made of a material having a photo-setting property that cures due to exposure to light, a softening property that softens at a first temperature higher than a room temperature, and a thermosetting property that cures at a second temperature or higher; said second temperature being higher than said first temperature; (c) exposing said first insulating layer to light, thereby partially curing said first insulating layer; (d) forming a second insulating layer on a surface of a second conductive layer to be coupled therewith; said second insulating layer being made of a material having a thermosetting property that cures at a third temperature or higher; said third temperature being higher than said first temperature; (e) laminating said combination of said second insulating layer and said second conductive layer under heat on said partially-cured first insulating layer so that said second insulating layer is contacted with said first insulating layer; during this step, said first insulating layer being heated up to said first temperature, thereby softening said first insulating layer to reduce its surface irregularity; (f) heating said first and second insulating layers at a temperature equal to or higher than said second and third temperatures, thereby entirely curing said first and second insulating layers and combining said substrate, said first conductive layer, said first insulating layer, said second insulating layer, and said second conductive layer with each other; (g) forming holes to vertically penetrate said substrate; and (h) patterning said second conductive layer to form an outer circuit.
Claim 3
Dependent Claim 41 words
The method as claimed in claim 1, wherein said first temperature of said first insulating layer is in the range from 50° C. to a temperature at which the glass transition phenomenon of said material of said first insulating layer starts.
Claim 4
Dependent Claim 26 words
The method as claimed in claim 1, wherein said first temperature of said first insulating layer is in the range from 60° C. to 80° C.
Claim 5
Dependent Claim 42 words
The method as claimed in claim 1, wherein said material of said first insulating layer is an insulating mixture essentially consisting of a bisphenol A epoxy resin, an acrylic polymer, an epoxy acrylate, a photo-polymerization initiating agent, and a thermally curing agent.
Claim 6
Dependent Claim 58 words
The method as claimed in claim 1, wherein said material of said second insulating layer is an insulating mixture essentially consisting of a bisphenol A epoxy resin, a thermally curing agent, and a solvent; and wherein said mixture is coated on the surface of said second insulating layer and is then dried, thereby forming said second insulating layer.
Claim 7
Dependent Claim 68 words
The method as claimed in claim 1, wherein the combination of said second conductive layer and said second insulating is laminated by using a roll laminator; and wherein said roll laminator includes a roll on which the combination of said second conductive layer and said second insulating is wound; and wherein during said lamination step, said first insulating layer is heated through said roll that has been heated.

References Cited (Backward Citations)

US5162258A Cited
US5304510A Cited
US5190894A Cited
JPH057095A Cited
JPH057094A Cited
JPH05136575A Cited
US5262353A Cited
US5306670A Cited
US5385867A Cited
US5482900A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-12-15 2001-06-16 2001-12-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-12-15 2005-06-16 2005-12-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-12-15 2009-06-16 2009-12-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag