← Back to Patent Explorer
US5693569A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming silicon carbide trench mosfet with a schottky electrode

Assignee: Fuji Electric Co Ltd
•
Filing: 1996-12-18
•
Granted: 1997-12-02
•
Expires: 2016-12-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A silicon carbide trench MOSFET is provided that includes a first conductivity type semiconductor substrate made of silicon carbide. A first conductivity type drift layer and a second conductivity type base layer, both made of silicon carbide, are sequentially formed by epitaxial growth on the semiconductor substrate. The first conductivity type drift layer has a lower impurity concentration than the semiconductor substrate. A first conductivity type source region is formed in a part of a surface layer of the second conductivity type base layer. A gate electrode is received through an insulating film, in a first trench extending from a surface of the first conductivity type source region to reach the first conductivity type drift layer. A Schottky electrode disposed on an inner surface of a second trench having a greater depth than the first trench.

Inventors

  • 👤 Katsunori Ueno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 16:28
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/668; H10D12/00; H10D12/01; H10D12/031; H10D30/01; H10D30/021; H10D30/028; H10D30/0291; H10D30/0295; H10D30/0297; H10D62/00; H10D62/80; H10D62/83; H10D62/832; H10D62/8325; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/252; H10D64/2527; H10D64/256; H10D84/00; H10D84/101; H10D84/141; H10D84/146; H10D64/60; H10D64/64; Y; Y10; Y10S; Y10S438/00; Y10S438/931

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 160 words
A method of producing a silicon carbide trench MOSFET comprising the steps of: preparing a first conductivity type semiconductor substrate comprising silicon carbide; sequentially forming a first conductivity type drift layer and a second conductivity type base layer by epitaxial growth on said semiconductor substrate, both of said first conductivity type drift layer and said second conductivity type base layer comprising silicon carbide, said first conductivity type drift layer having a lower impurity concentration than the semiconductor substrate; forming a first conductivity type source region in a part of a surface layer of said second conductivity type base layer; forming a first trench extending from a surface of said first conductivity type source region to reach said first conductivity type drift layer; forming a gate electrode in said first trench through an insulating film; and forming a second trench having a greater depth than said first trench, and disposing a Schottky electrode on an inner surface of the second trench.
Claim 2
Independent Claim 160 words
A method of producing a silicon carbide trench MOSFET comprising the steps of: preparing a first conductivity type semiconductor substrate comprising silicon carbide; sequentially forming a first conductivity type drift layer and a second conductivity type base layer by epitaxial growth on said semiconductor substrate, both of said first conductivity type drift layer and said second conductivity type base layer comprising silicon carbide, said first conductivity type drift layer having a lower impurity concentration than the semiconductor substrate; forming a first conductivity type source region in a part of a surface layer of said second conductivity type base layer; forming a first trench extending from a surface of said first conductivity type source region to reach said first conductivity type drift layer; forming a gate electrode in said first trench through an insulating film; and forming a second trench having a greater depth than said first trench, and disposing a Schottky electrode on an inner surface of the second trench.

References Cited (Backward Citations)

US4823172A Cited
US5177572A Cited
US5506421A Cited
US5323040A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-12-01 2001-06-02 2001-12-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-12-01 2005-06-02 2005-12-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-12-01 2009-06-02 2009-12-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag