Patent US5691225A successfully refreshed from Google Patents.
US5691225A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating semiconductor device having CMOS structure
Assignee: NEC Electronics Corp
•
Filing: 1996-10-30
•
Granted: 1997-11-25
•
Expires: 2016-10-30
Abstract
Abstract A semiconductor device having a CMOS structure having a low resistivity silicide layer in a source/drain region is fabricated. To realize silicide formation for resistivity reduction of the n-type source/drain region, an impurity-free silicon layer is formed thereon before forming a high melting point metal silicide layer. For the n-type source/drain region, ion implantation is made through the silicon layer. It is thus possible to obtain a shallow junction of the p-type source/drain region, prevent ion implantation time increase and obtain quick fabrication without reducing the ion implantation energy.
Inventors
- 👤 Hitoshi Abiko
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:32
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0174; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
141 words
A method for fabricating a semiconductor device which has a p-type MOS transistor and an n-type MOS transistor and also has a high melting point metal silicide layer formed at least on a source/drain region of each MOS transistor, said method comprising the steps of: forming the source/drain region of said n-type MOS transistor through impurity introduction after forming a gate insulating film and a gate electrode of each of the MOS transistors on a silicon substrate; forming a silicon layer on each of the source/drain regions of said n- and p-type MOS transistors; forming the source/drain region of said p-type MOS transistor through said silicon layer; and forming said high melting point metal silicide layer by depositing a high melting point metal over an entire surface and causing a reaction of said high melting point metal with said silicon layer.
Claim 2
Independent Claim
141 words
A method for fabricating a semiconductor device which has a p-type MOS transistor and an n-type MOS transistor and also has a high melting point metal silicide layer formed at least on a source/drain region of each MOS transistor, said method comprising the steps of: forming the source/drain region of said n-type MOS transistor through impurity introduction after forming a gate insulating film and a gate electrode of each of the MOS transistors on a silicon substrate; forming a silicon layer on each of the source/drain regions of said n- and p-type MOS transistors; forming the source/drain region of said p-type MOS transistor through said silicon layer; and forming said high melting point metal silicide layer by depositing a high melting point metal over an entire surface and causing a reaction of said high melting point metal with said silicon layer.
Claim 3
Independent Claim
221 words
A method for fabricating a semiconductor device which has a p-type MOS transistor and an n-type MOS transistor and also has a high melting point metal silicide layer formed at least on a source/drain region of each MOS transistor, said method comprising the steps of: forming the source/drain regions of at least one of said p-type MOS transistor and said n-type MOS transistor as low impurity concentration regions through impurity introduction after forming a gate insulating film and a gate electrode of each of said MOS transistors on a silicon substrate; forming side walls on sides of said gate electrode of each of the MOS transistors; forming the source/drain region of said n-type MOS transistor as a high impurity concentration region by ion implantation of an impurity; forming a silicon layer by a selective epitaxial growth process on each of the source/drain regions of the n- and p-type MOS transistors; forming the source/drain region of said p-type MOS transistor as a high impurity concentration region by ion implantation of a p-type impurity through said silicon layer; forming a high melting point metal silicide layer by depositing a high melting point metal over an entire surface and causing a reaction of said high melting point metal with said silicon layer; and removing the high melting point metal remaining without the silicide reaction.
Claim 4
Independent Claim
221 words
A method for fabricating a semiconductor device which has a p-type MOS transistor and an n-type MOS transistor and also has a high melting point metal silicide layer formed at least on a source/drain region of each MOS transistor, said method comprising the steps of: forming the source/drain regions of at least one of said p-type MOS transistor and said n-type MOS transistor as low impurity concentration regions through impurity introduction after forming a gate insulating film and a gate electrode of each of said MOS transistors on a silicon substrate; forming side walls on sides of said gate electrode of each of the MOS transistors; forming the source/drain region of said n-type MOS transistor as a high impurity concentration region by ion implantation of an impurity; forming a silicon layer by a selective epitaxial growth process on each of the source/drain regions of the n- and p-type MOS transistors; forming the source/drain region of said p-type MOS transistor as a high impurity concentration region by ion implantation of a p-type impurity through said silicon layer; forming a high melting point metal silicide layer by depositing a high melting point metal over an entire surface and causing a reaction of said high melting point metal with said silicon layer; and removing the high melting point metal remaining without the silicide reaction.
Claim 5
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 2, wherein the low impurity concentration region is formed only at the source/drain region of said n-type MOS transistor.
Claim 6
Dependent Claim
24 words
A method for fabricating a semiconductor device according to claim 1, in which said silicon layer formed on the source/drain regions is impurity-free silicon.
Claim 7
Dependent Claim
24 words
A method for fabricating a semiconductor device according to claim 2, in which said silicon layer formed on the source/drain regions is impurity-free silicon.
Claim 8
Dependent Claim
24 words
A method for fabricating a semiconductor device according to claim 3, in which said silicon layer formed on the source/drain regions is impurity-free silicon.
Claim 9
Dependent Claim
57 words
A method for fabricating a semiconductor device according to claim 1, in which said high melting point metal is selected from the group consisting of titanium, cobalt and molybdenum, and said high melting point metal silicide layer is selected from the group consisting of a titanium silicide layer, a cobalt silicide layer and a molybdenum silicide layer.
Claim 10
Dependent Claim
59 words
A method for fabricating a semiconductor device according to claim 2, in which in which said high melting point metal is selected from the group consisting of titanium, cobalt and molybdenum, and said high melting point metal silicide layer is selected from the group consisting of a titanium silicide layer, a cobalt silicide layer and a molybdenum silicide layer.
Claim 11
Dependent Claim
59 words
A method for fabricating a semiconductor device according to claim 3, in which in which said high melting point metal is selected from the group consisting of titanium, cobalt and molybdenum, and said high melting point metal silicide layer is selected from the group consisting of a titanium silicide layer, a cobalt silicide layer and a molybdenum silicide layer.
Claim 12
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 1, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
Claim 13
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 2, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
Claim 14
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 3, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
Claim 15
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 4, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
Claim 16
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 5, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
Claim 17
Dependent Claim
29 words
A method for fabricating a semiconductor device according to claim 6, in which said silicon layer formed on the source/drain regions has a thickness of at least 30 nm.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-24 | 2001-05-26 | 2001-11-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-24 | 2005-05-26 | 2005-11-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-24 | 2009-05-26 | 2009-11-25 | $7700.00 | Window Closed / Lapsed |