← Back to Patent Explorer
US5677691A Expired / Lapsed US ⏱️ 0.0 years remaining

Configurable analog and digital array

Assignee: Fraunhofer-Gesellschaft zur Förderung der Angewandten Forschung eV
•
Filing: 1993-06-25
•
Granted: 1997-10-14
•
Expires: 2013-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A configurable analog and digital array is realized in a hierarchical structure on at least two levels. It comprises at least two first-order matrix arrays, each of said matrix arrays including a plurality of basic elements which are arranged in rows and/or columns and at least part of which are analog basic elements, and a first switch matrix for controllably interconnecting the signal inputs and the signal outputs of the basic elements and for connecting said basic elements to matrix inputs and matrix outputs, as well as at least one second-order matrix array having a second switch matrix for controllably interconnecting the matrix inputs and the matrix outputs of the first-order matrix arrays and for controllably connecting said matrix arrays to array inputs and array outputs.

Inventors

  • 👤 Bedrich Hosticka
  • 👤 Werner Schardein
  • 👤 Berthold Weghaus

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 01:14
CPC Classifications
G; G06; G06J; G06J1/00

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 212 words
A configurable array, comprising at least two first-order matrix arrays comprising a plurality of basic elements which are arranged in rows and/or columns, and including each a first switch matrix; and at least one second-order matrix array including a second switch matrix which connects the at least two first-order matrix arrays; wherein the basic elements are digital and at least partially analog basic elements; the first-order matrix arrays and the second-order matrix array are arranged on a common substrate; the configurable array is provided with a device for inputting configuration data and for configuring the array; the respective first switch matrix is adapted to be controlled by said device for inputting configuration data so as to interconnect the signal inputs and/or the signal outputs of the basic elements and so as to connect the basic elements to matrix inputs and/or matrix outputs of the first-order matrix array; the second switch matrix is directly connected to the array inputs and array outputs and is adapted to be controlled by said device for inputting configuration data so as to interconnect the matrix inputs and/or the matrix outputs of the first-order matrix arrays and so as connect the matrix inputs and the matrix outputs of the first-order matrix arrays to array inputs and array outputs.
Claim 2
Dependent Claim 212 words
A configurable array, comprising at least two first-order matrix arrays comprising a plurality of basic elements which are arranged in rows and/or columns, and including each a first switch matrix; and at least one second-order matrix array including a second switch matrix which connects the at least two first-order matrix arrays; wherein the basic elements are digital and at least partially analog basic elements; the first-order matrix arrays and the second-order matrix array are arranged on a common substrate; the configurable array is provided with a device for inputting configuration data and for configuring the array; the respective first switch matrix is adapted to be controlled by said device for inputting configuration data so as to interconnect the signal inputs and/or the signal outputs of the basic elements and so as to connect the basic elements to matrix inputs and/or matrix outputs of the first-order matrix array; the second switch matrix is directly connected to the array inputs and array outputs and is adapted to be controlled by said device for inputting configuration data so as to interconnect the matrix inputs and/or the matrix outputs of the first-order matrix arrays and so as connect the matrix inputs and the matrix outputs of the first-order matrix arrays to array inputs and array outputs.
Claim 3
Dependent Claim 18 words
An array according to claim 1, wherein the basic elements additionally have an analog and/or digital control input.
Claim 4
Dependent Claim 36 words
An array according to claim 2, wherein each first-order matrix array includes a parametrization register containing digital control signals for the digital control inputs of the basic elements as well as control bits for the switches.
Claim 5
Dependent Claim 44 words
An array according to claim 2, wherein each first-order matrix array includes a multiplying digital/analog converter which is acted upon by a binary data word from a parametrization register for generating an analog control signal for the analog control input of the basic element.
Claim 6
Dependent Claim 48 words
An array according to claim 2, wherein the basic elements are configured into a complete system by controlling the analog and digital control inputs of said basic elements an by controlling the switches of said first and second matrix arrays via the matrix inputs and the array inputs.
Claim 7
Dependent Claim 28 words
An array according to claim 5, wherein a shift register is provided into which data for the configuration can be read serially and which defines the parametrization register.
Claim 8
Dependent Claim 23 words
An array according to claim 5, wherein a parallel interface is provided, which permits parallel input of the configuration data into the array.
Claim 9
Dependent Claim 52 words
An array according to claim 1, wherein at least some of the basic elements have each a qualification register associated with each of them, said qualification register being constructed as a read-write memory or as a read-only memory and containing at least one information on the total failure of the basic element.
Claim 10
Dependent Claim 20 words
An array according to claim 8, wherein the qualification register additionally contains information on operating characteristics of the basic element.
Claim 11
Dependent Claim 29 words
An array according to claim 1, wherein at least the basic elements which are not statically loss-free can be separated from the operating voltage via a power disconnection input.
Claim 12
Dependent Claim 14 words
An array according to claim 1, wherein the array is implemented in BICMOS technology.
Claim 13
Dependent Claim 27 words
An array according to claim 1, wherein the analog basic elements comprise at least one of the following components: integrators, comparators, amplifiers, phase detectors and adjustable references.
Claim 14
Dependent Claim 15 words
An array according to claim 12, wherein the adjustable references consist of multiplying digital/analog converters.
Claim 15
Dependent Claim 33 words
An array according to claim 1, wherein the first switch matrix and the second switch matrix consist of a plurality of 1-bit switches and 1-bit memories arranged in the form of a matrix.

References Cited (Backward Citations)

EP0322382A2 Cited
US4847612A Cited
EP0420390A2 Cited
US5338984A Cited
US5426379A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-10-13 2001-04-14 2001-10-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-10-13 2005-04-14 2005-10-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-10-13 2009-04-14 2009-10-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag