US5673396A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Adjustable depth/width FIFO buffer for variable width data transfers
Assignee: NXP USA Inc
•
Filing: 1994-12-16
•
Granted: 1997-09-30
•
Expires: 2014-12-16
Abstract
Abstract An adjustable depth/width FIFO buffer (65) is provided that accommodates variable width data transfers. The FIFO buffer (65) has two sections of read/write registers (73, 75) that are each independently controlled for transferring 16 bit words or 32 bit words without wasting register space in the FIFO buffer (65) when transferring 16 bit words. When the FIFO buffer (65) is narrowed to transfer 16 bit words, the storage space is deepened. This allows maximum use of the FIFO buffer registers (72) when interfacing either 16 bits of parallel data or 32 bits of parallel data. The FIFO buffer (65) is a slave only buffer to a host processor, therefore, the FIFO buffer (65) cannot initiate output of data, keeping the design simple and small.
Inventors
- 👤 Leonid Smolansky
- 👤 Shai Kowal
- 👤 Avner Goren
- 👤 David Galanti
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 11:36
CPC Classifications
G; G11; G11C; G11C7/00; G06; G06F; G06F5/00; G06F5/06; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3877; G06F9/3879
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
169 words
A data processing system having a first-in, first-out buffer, the first-in, first-out buffer comprising: a plurality of storage elements, the plurality of storage elements organized as a first section and a second section, each storage element of the plurality of storage elements having a plurality of input terminals coupled to a first bus, and a plurality of output terminals coupled to a second bus; and a control logic circuit, coupled to the plurality of storage elements, for controlling access to the first section and to the second section; wherein the plurality of storage elements have a first width and a first depth in response to the control logic circuit independently accessing the first and second sections, and the plurality of storage elements have a second width and a second depth in response to the control logic circuit accessing the first and second sections together, and wherein one of either the first depth and the second depth is provided depending which of the first width or second width is used.
Claim 2
Dependent Claim
169 words
A data processing system having a first-in, first-out buffer, the first-in, first-out buffer comprising: a plurality of storage elements, the plurality of storage elements organized as a first section and a second section, each storage element of the plurality of storage elements having a plurality of input terminals coupled to a first bus, and a plurality of output terminals coupled to a second bus; and a control logic circuit, coupled to the plurality of storage elements, for controlling access to the first section and to the second section; wherein the plurality of storage elements have a first width and a first depth in response to the control logic circuit independently accessing the first and second sections, and the plurality of storage elements have a second width and a second depth in response to the control logic circuit accessing the first and second sections together, and wherein one of either the first depth and the second depth is provided depending which of the first width or second width is used.
Claim 3
Dependent Claim
32 words
A data processing system as in claim 1, wherein the first depth is equal to one-half of the second depth, and the first width is equal to one-half of the second width.
Claim 4
Dependent Claim
23 words
A data processing system as in claim 1, wherein the plurality of storage elements are characterized as being a plurality of read/write registers.
Claim 5
Dependent Claim
23 words
A data processing system as in claim 1, wherein the first bus and the second bus are both characterized as being dynamic buses.
Claim 6
Dependent Claim
47 words
A data processing system as in claim 1, wherein the first-in, first-out buffer is in a data processing system, and the first bus is characterized as being external to the data processing system, and the second bus is characterized as being internal to the data processing system.
Claim 7
Dependent Claim
44 words
A data processing system as in claim 1, wherein the first width is equal to 16 bits and the first depth is equal to eight words, and the second width is equal to 32 bits and the second depth is equal to 4 words.
Claim 8
Dependent Claim
277 words
A data processing system having an adjustable depth/width first-in, first-out buffer, the adjustable depth/width first-in, first-out buffer comprising: a first section of storage elements, each storage element of the first section of storage elements for storing a first predetermined number of data bits, the first section of storage elements coupled to a bus; a second section of storage elements each storage element of the second section of storage elements for storing a second predetermined number of data bits, the second section of storage elements coupled to the bus; and a control logic circuit, coupled to the first and second sections of storage elements, the control logic circuit accessing one storage element of the first section of storage elements in response to sampling a first data word from the bus having the first predetermined number of data bits, and the control logic circuit accessing one storage element of both the first and second sections of storage elements together in parallel for storing a second data word from the bus having a third predetermined number of data bits, wherein the third predetermined number of data bits is equal to the first predetermined number plus the second predetermined number, the control logic circuit accessing the first and second sections of storage elements to provide a first depth when sampling the first data word from the bus having the first predetermined number of data bits and the control logic circuit accessing the first and second sections of storage elements to provide a second depth when sampling the second data word from the bus having the third predetermined number of data bits, wherein the first depth is substantially twice the second depth.
Claim 9
Dependent Claim
277 words
A data processing system having an adjustable depth/width first-in, first-out buffer, the adjustable depth/width first-in, first-out buffer comprising: a first section of storage elements, each storage element of the first section of storage elements for storing a first predetermined number of data bits, the first section of storage elements coupled to a bus; a second section of storage elements each storage element of the second section of storage elements for storing a second predetermined number of data bits, the second section of storage elements coupled to the bus; and a control logic circuit, coupled to the first and second sections of storage elements, the control logic circuit accessing one storage element of the first section of storage elements in response to sampling a first data word from the bus having the first predetermined number of data bits, and the control logic circuit accessing one storage element of both the first and second sections of storage elements together in parallel for storing a second data word from the bus having a third predetermined number of data bits, wherein the third predetermined number of data bits is equal to the first predetermined number plus the second predetermined number, the control logic circuit accessing the first and second sections of storage elements to provide a first depth when sampling the first data word from the bus having the first predetermined number of data bits and the control logic circuit accessing the first and second sections of storage elements to provide a second depth when sampling the second data word from the bus having the third predetermined number of data bits, wherein the first depth is substantially twice the second depth.
Claim 10
Dependent Claim
25 words
A data processing system as in claim 7, wherein the first and second sections of storage elements comprise first and second sections of read/write registers.
Claim 11
Dependent Claim
20 words
A data processing system as in claim 7, wherein the first predetermined number is equal to the second predetermined number.
Claim 12
Dependent Claim
20 words
A data processing system as in claim 7, wherein the first-in, first-out buffer is part of a host interface unit.
References Cited (Backward Citations)
US3924245A
Cited
US4447878A
Cited
US4258418A
Cited
US4468734A
Cited
US4683534A
Cited
US4839791A
Cited
US4881167A
Cited
US4965772A
Cited
US5155810A
Cited
US4954987A
Cited
US5262997A
Cited
US5426736A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-29 | 2001-03-31 | 2001-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-29 | 2005-03-31 | 2005-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-29 | 2009-03-31 | 2009-09-30 | $7700.00 | Window Closed / Lapsed |