← Back to Patent Explorer
US5670826A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for mounting a semiconductor device on a circuit board using a conductive adhesive and a thermosetting resin, and a circuit board with a semiconductor device mounted thereon using the method

Assignee: Panasonic Holdings Corp
•
Filing: 1996-09-09
•
Granted: 1997-09-23
•
Expires: 2016-09-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for mounting a semiconductor device on a circuit board which includes the steps of: joining a terminal electrode of the semiconductor device to a connecting electrode of the circuit board by means of a thermoplastic conductive adhesive; allowing a thermosetting resin to fill a gap between the semiconductor device and the circuit board; and curing the thermosetting resin at a temperature equal to or higher than the plasticizing temperature of the thermoplastic conductive adhesive is disclosed.

Inventors

  • 👤 Yoshihiro Bessho
  • 👤 Yoshihiro Tomura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 22:12
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/20; H10W72/30; H10W74/00; H10W74/01; H10W74/012; H10W74/10; H10W74/15; H10W72/071; H10W72/072; H10W72/073; H10W72/251; H10W72/851; H10W72/853; H10W72/856; H10W90/00; H10W90/701; H10W90/721; H10W90/724; H10W90/731; H10W90/734; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49126; Y10T29/4913; Y10T29/49155

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 91 words
A circuit board with a semiconductor device mounted thereon, comprising: a joining layer formed of a thermoplastic conductive adhesive between a terminal electrode of the semiconductor device and a connecting electrode of the circuit board; and a resin layer formed of a thermosetting resin between the semiconductor device and the circuit board, wherein the joining layer and the resin layer are both formed prior to a curing step, and then the thermosetting resin is cured at a temperature equal to or higher than a plasticizing temperature of the thermoplastic conductive adhesive.
Claim 2
Dependent Claim 91 words
A circuit board with a semiconductor device mounted thereon, comprising: a joining layer formed of a thermoplastic conductive adhesive between a terminal electrode of the semiconductor device and a connecting electrode of the circuit board; and a resin layer formed of a thermosetting resin between the semiconductor device and the circuit board, wherein the joining layer and the resin layer are both formed prior to a curing step, and then the thermosetting resin is cured at a temperature equal to or higher than a plasticizing temperature of the thermoplastic conductive adhesive.
Claim 3
Dependent Claim 20 words
A circuit board according to claim 1, further comprising a bump electrode on the terminal electrode of the semiconductor device.
Claim 4
Dependent Claim 20 words
A circuit board according to claim 1, wherein the thermoplastic conductive adhesive contains a thermoplastic resin and a conductive filler.
Claim 5
Dependent Claim 29 words
A circuit board according to claim 1, wherein the thermosetting resin has a glass transition point equal to or higher than the maximum operating temperature for the semiconductor device.
Claim 6
Dependent Claim 29 words
A circuit board according to claim 1, wherein the thermoplastic conductive adhesive has a plasticizing temperature equal to or higher than the maximum operating temperature for the semiconductor device.
Claim 7
Dependent Claim 29 words
A circuit board according to claim 1, wherein the thermosetting resin is cured at a temperature equal to or higher than the maximum operating temperature for the semiconductor device.
Claim 8
Dependent Claim 23 words
A circuit board according to claim 1, wherein the thermoplastic conductive adhesive has a plasticizing temperature equal to or higher than 125° C.

References Cited (Backward Citations)

WO1988003704A1 Cited
US4917466A Cited
JPS6472547A Cited
EP0332402A2 Cited
US5121190A Cited
EP0469614A1 Cited
JPH05136146A Cited
JPH05218137A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-09-22 2001-03-24 2001-09-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-09-22 2005-03-24 2005-09-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-09-22 2009-03-24 2009-09-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag