Patent US5039453A successfully refreshed from Google Patents.
Patent US5668394A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5668394A Expired / Lapsed US ⏱️ 0.0 years remaining

Prevention of fluorine-induced gate oxide degradation in WSi polycide structure

Assignee: United Microelectronics Corp
•
Filing: 1996-01-03
•
Granted: 1997-09-16
•
Expires: 2016-01-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A new method of fabricating a polycide gate is described. A gate polysilicon layer is provided a gate oxide layer on the surface of a substrate. A thin conducting diffusion barrier is deposited overlying the gate polysilicon layer. A of tungsten silicide is deposited overlying the thin diffusion barrier layer wherein a reaction gas in the deposition contains fluorine atoms and wherein fluorine atoms are incorporated into the tungsten layer. The gate polysilicon, thin conducting barrier, and tungsten silicide layers are patterned form the polycide gate structures. The wafer is annealed complete formation of the polycide gate structures wherein number of fluorine atoms from the tungsten silicide layer into the gate polysilicon layer are minimized by presence of the thin conducting diffusion barrier layer wherein because the diffusion of the fluorine atoms is the thickness of the gate oxide layer does not This prevents the device from degradation such as voltage shift and saturation current descrease.

Inventors

  • 👤 Water Lur
  • 👤 Cheng-Han Huang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 17:57
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/664; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; Y; Y10; Y10S; Y10S257/00; Y10S257/915

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 88 words
A polycide gate structure of an integrated circuit device comprising: a gate silicon oxide layer on the surface of a semiconductor substrate; a gate polysilicon layer overlying said gate silicon oxide layer; a thin conducting titanium nitride diffusion barrier layer overlying said gate polysilicon layer; and a tungsten silicide layer containing fluorine atoms overlying said thin conducting titanium nitride diffusion barrier layer said thin conducting titanium diffusion barrier layer acting as a barrier to diffusion of fluorine atoms from said tungsten silicide layer into said gate polysilicon layer.
Claim 2
Dependent Claim 88 words
A polycide gate structure of an integrated circuit device comprising: a gate silicon oxide layer on the surface of a semiconductor substrate; a gate polysilicon layer overlying said gate silicon oxide layer; a thin conducting titanium nitride diffusion barrier layer overlying said gate polysilicon layer; and a tungsten silicide layer containing fluorine atoms overlying said thin conducting titanium nitride diffusion barrier layer said thin conducting titanium diffusion barrier layer acting as a barrier to diffusion of fluorine atoms from said tungsten silicide layer into said gate polysilicon layer.
Claim 3
Dependent Claim 85 words
The device of claim 1 wherein said tungsten silicide layer contains fluorine atoms originating from the fluoring-containing reaction gas, such as WF 6 , used in the deposition of said tungsten silicide layer and wherein the number of said fluorine atoms from said tungsten silicide layer diffusing into said gate polysilicon layer are minimized by the presence of said reactive sputtered thin conducting diffusion barrier layer and wherein because said diffusion of said fluorine atoms is minimized, said gate oxide layer thickness is not increased.
Claim 4
Dependent Claim 84 words
A polycide gate structure of an integrated circuit device comprising: a gate silicon oxide layer on the surface of a semiconductor substrate; a gate polysilicon layer overlying said gate silicon oxide layer; a reactive sputtered thin conducting diffusion barrier layer comprising a material selected from the group consisting of titanium nitride, tantalum nitride, and titanium/tungsten having a thickness of between 150 to 1500 Angstroms overlying said gate polysilicon layer; and a tungsten silicide layer containing fluorine atoms overlying said thin conducting diffusion barrier layer.
Claim 5
Dependent Claim 84 words
A polycide gate structure of an integrated circuit device comprising: a gate silicon oxide layer on the surface of a semiconductor substrate; a gate polysilicon layer overlying said gate silicon oxide layer; a reactive sputtered thin conducting diffusion barrier layer comprising a material selected from the group consisting of titanium nitride, tantalum nitride, and titanium/tungsten having a thickness of between 150 to 1500 Angstroms overlying said gate polysilicon layer; and a tungsten silicide layer containing fluorine atoms overlying said thin conducting diffusion barrier layer.
Claim 6
Dependent Claim 85 words
The device of claim 3 wherein said tungsten silicide layer contains fluorine atoms originating from the fluorine-containing reaction gas, such as WF 6 , used in the deposition of said tungsten silicide layer and wherein the number of said fluorine atoms from said tungsten silicide layer diffusing into said gate polysilicon layer are minimized by the presence of said reactive sputtered thin conducting diffusion barrier layer and wherein because said diffusion of said fluorine atoms is minimized, said gate oxide layer thickness is not increased.
Claim 7
Dependent Claim 18 words
The device of claim 3 wherein said reactive sputtered thin conducting barrier layer is composed of titanium nitride.
Claim 8
Dependent Claim 19 words
The device of claim 3 wherein said reactive sputtered thin conducting diffusion barrier layer is composed of tantalum nitride.
Claim 9
Dependent Claim 16 words
The device of claim 3 wherein said thin conducting diffusion barrier layer is composed of titanium/tungsten.

References Cited (Backward Citations)

WO1982003948A1 Cited
JPS6213075A Cited
US4782380A Cited
JPH02155273A Cited
JPH0350770A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-09-15 2001-03-17 2001-09-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-09-15 2005-03-17 2005-09-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-09-15 2009-03-17 2009-09-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag