US5666516A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Protected programmable memory cartridge having selective access circuitry
Assignee: International Business Machines Corp
•
Filing: 1993-12-16
•
Granted: 1997-09-09
•
Expires: 2013-12-16
Abstract
Abstract A computer system for high-performance video and audio manipulations comprising a locked memory cartridge and an audio/video/compact disk (CD) drive controller/coprocessor. The computer system has a central processing unit (CPU) with at least one bus associated therewith, with the bus having at least one bus line. The cartridge comprises a readable memory, a memory control circuit, a lock control circuit, and a connector all in circuit communication with each other. The connector allows the memory, the memory control circuit, and the lock control circuit to be pluggably connected in circuit communication with the CPU. The memory control circuit scrambles some of the bus lines, thereby scrambling the data in the memory on reset, and unscrambles the bus lines responsive to inputs from the lock control circuit. The lock control circuit monitors the bus, waiting for a proper combination of bus values to be asserted onto the bus, at which time the lock control circuit causes the memory control circuit to unscramble the bus lines. The audio/video/CD drive controller/coprocessor comprises a CPU interface, a CPU cache, a memory controller, a memory bus arbitrator, a DRAM refresher, a video controller, a CD drive controller, a digital signal processor (DSP) sound coprocessor, and a "blitter" graphics coprocessor in an integrated package.
Inventors
- 👤 James Lee Combs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:48
CPC Classifications
G; G06; G06F; G06F21/00; G06F21/70; G06F21/78; G06F21/79; G06F12/00; G06F12/14; G06F12/1408; G06F21/10; A; A63; A63F; A63F2300/00; A63F2300/20; A63F2300/201; A63F2300/206; G06F2207/00; G06F2207/72; G06F2207/7219; G06F2221/00; G06F2221/21; G06F2221/2109; G06F2221/2121
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
385 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) readable memory; (b) a memory control circuit in circuit communication with said memory; (c) lock control circuit in circuit communication with said memory control circuit; and (d) a connector in circuit communication with said memory, said memory control circuit, and said lock control circuit for connecting said memory, said memory control circuit, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said memory control circuit having two states: an unlocked state characterized by an interaction with said memory such that when the CPU accesses said memory, the output of said memory read into the CPU for a given address corresponds to the value stored at that address in said memory, and a locked state characterized by an interaction with said memory such that when the CPU accesses said memory, the output of said memory read into the CPU for a given address corresponds to a value other than the value stored at that address in said memory; (2) said memory control circuit configured to switch from said locked state to said unlocked state responsive to inputs from said lock control circuit; and (3) said lock control circuit configured such that said lock control circuit causes said memory control circuit to enter said locked state before said memory is first accessed via said at least one bus and said lock control circuit further causes said memory control circuit to enter said locked state responsive to the occurrence of at least one event of a first set of preselected events; and said lock control circuit further configured such that said lock control circuit causes said memory control circuit to enter said unlocked state responsive to the occurrence of at least one event of a second set of preselected; wherein said memory control circuit mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 2
Dependent Claim
385 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) readable memory; (b) a memory control circuit in circuit communication with said memory; (c) lock control circuit in circuit communication with said memory control circuit; and (d) a connector in circuit communication with said memory, said memory control circuit, and said lock control circuit for connecting said memory, said memory control circuit, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said memory control circuit having two states: an unlocked state characterized by an interaction with said memory such that when the CPU accesses said memory, the output of said memory read into the CPU for a given address corresponds to the value stored at that address in said memory, and a locked state characterized by an interaction with said memory such that when the CPU accesses said memory, the output of said memory read into the CPU for a given address corresponds to a value other than the value stored at that address in said memory; (2) said memory control circuit configured to switch from said locked state to said unlocked state responsive to inputs from said lock control circuit; and (3) said lock control circuit configured such that said lock control circuit causes said memory control circuit to enter said locked state before said memory is first accessed via said at least one bus and said lock control circuit further causes said memory control circuit to enter said locked state responsive to the occurrence of at least one event of a first set of preselected events; and said lock control circuit further configured such that said lock control circuit causes said memory control circuit to enter said unlocked state responsive to the occurrence of at least one event of a second set of preselected; wherein said memory control circuit mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 3
Dependent Claim
289 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line scrambler in circuit communication with said memory; (c) a lock control circuit in circuit communication with said bus line scrambler; and (d) a connector in circuit communication with said memory, said bus line scrambler, and said lock control circuit for connecting said memory, said bus line scrambler, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to scramble said at least one bus line of said at least one bus before said memory is first accessed via said at least one bus and said lock control circuit further causes said bus line scrambler to scramble said at least one bus line of said at least one bus responsive to the occurrence of at least one event of a first set of preselected events; and (2) said lock control circuit further configured such that said lock control circuit causes said bus line scrambler to cease scrambling said at least one bus line responsive to the occurrence of at least one event of a second set of preselected events; wherein said bus line scrambler mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 4
Dependent Claim
289 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line scrambler in circuit communication with said memory; (c) a lock control circuit in circuit communication with said bus line scrambler; and (d) a connector in circuit communication with said memory, said bus line scrambler, and said lock control circuit for connecting said memory, said bus line scrambler, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to scramble said at least one bus line of said at least one bus before said memory is first accessed via said at least one bus and said lock control circuit further causes said bus line scrambler to scramble said at least one bus line of said at least one bus responsive to the occurrence of at least one event of a first set of preselected events; and (2) said lock control circuit further configured such that said lock control circuit causes said bus line scrambler to cease scrambling said at least one bus line responsive to the occurrence of at least one event of a second set of preselected events; wherein said bus line scrambler mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 5
Dependent Claim
268 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line decoder in circuit communication with said memory, said bus line decoder selectively decoding said at least one bus, thereby selectively permitting accesses of said readable memory via the at least one bus; (c) a lock control circuit in circuit communication with said bus line decoder; and (d) a connector in circuit communication with said memory, said bus line decoder, and said lock control circuit for connecting said memory, said bus line decoder, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said lock control circuit configured such that said lock control circuit causes said bus line decoder to cease decoding said at least one bus responsive to the occurrence of at least one event of a first set of preselected events; and (2) said lock control circuit further configured such that said lock control circuit causes said bus line decoder to decode said at least one bus responsive to the occurrence of at least event of a second set of preselected events; wherein said bus line decoder mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 6
Dependent Claim
268 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line decoder in circuit communication with said memory, said bus line decoder selectively decoding said at least one bus, thereby selectively permitting accesses of said readable memory via the at least one bus; (c) a lock control circuit in circuit communication with said bus line decoder; and (d) a connector in circuit communication with said memory, said bus line decoder, and said lock control circuit for connecting said memory, said bus line decoder, and said lock control circuit in removable circuit communication with the CPU via the at least one bus; (1) said lock control circuit configured such that said lock control circuit causes said bus line decoder to cease decoding said at least one bus responsive to the occurrence of at least one event of a first set of preselected events; and (2) said lock control circuit further configured such that said lock control circuit causes said bus line decoder to decode said at least one bus responsive to the occurrence of at least event of a second set of preselected events; wherein said bus line decoder mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 7
Dependent Claim
27 words
The memory cartridge of claim 1, 2, or 3, wherein said at least one event of said first set of preselected events comprises the system powering up.
Claim 8
Dependent Claim
26 words
The memory cartridge of claim 1, 2, or 3, wherein said at least one event of said first set of preselected events comprises the system resetting.
Claim 9
Dependent Claim
36 words
The memory cartridge of claim 1, 2, or 3, wherein said at least one event of said second set of preselected events comprises at least one predetermined bus value asserted on said at least one bus.
Claim 10
Dependent Claim
56 words
A memory cartridge of claim 1 wherein said memory control circuit swaps the at least one bus line with at least one other bus line of the at least one bus and transmits the swapped bus lines to said memory, responsive to the occurrence of the at least one event of the first of preselected events.
Claim 11
Dependent Claim
36 words
The memory cartridge of claim 1, 2, or 3 wherein said at least one event of said second set of preselected events comprises a predetermined plurality of bus values asserted on said at least one bus.
Claim 12
Dependent Claim
57 words
A memory cartridge of claim 2 wherein said bus line scrambler swaps the at least one bus line with at least one other bus line of the at least one bus and transmits the swapped bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 13
Dependent Claim
57 words
A memory cartridge of claim 3 wherein said bus line decoder swaps the at least one bus line with at least one other bus line of the at least one bus and transmits the swapped bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 14
Dependent Claim
27 words
The memory cartridge of claim 3 wherein a first access of said memory via the at least one bus is not decoded by said bus line decoder.
Claim 15
Dependent Claim
317 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line scrambler in circuit communication with said memory; (c) a lock control circuit in circuit communication with said bus line scrambler; (d) a connector in circuit communication with said memory, said bus line scrambler, and said lock control circuit for connecting said memory, said bus line scrambler, and said lock control circuit in removable circuit communication with said CPU; (1) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to scramble said at least one bus line before said memory is first accessed via said at least one bus and said lock control circuit further causes said bus line scrambler to scramble said at least one bus line of said at least one bus responsive to an occurrence of at least one event of a first set of preselected events; (2) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to cease scrambling said at least one bus line responsive to an occurrence of at least one event of a second set of preselected events; and (3) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to restart scrambling said at least one bus line responsive to an occurrence of at least one event of a third set of preselected events; wherein said bus line scrambler mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 16
Dependent Claim
317 words
A memory cartridge for use in a computer system, the system having a central processing unit (CPU) with at least one bus associated therewith, and the bus having at least one bus line, the memory cartridge comprising: (a) a readable memory; (b) a bus line scrambler in circuit communication with said memory; (c) a lock control circuit in circuit communication with said bus line scrambler; (d) a connector in circuit communication with said memory, said bus line scrambler, and said lock control circuit for connecting said memory, said bus line scrambler, and said lock control circuit in removable circuit communication with said CPU; (1) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to scramble said at least one bus line before said memory is first accessed via said at least one bus and said lock control circuit further causes said bus line scrambler to scramble said at least one bus line of said at least one bus responsive to an occurrence of at least one event of a first set of preselected events; (2) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to cease scrambling said at least one bus line responsive to an occurrence of at least one event of a second set of preselected events; and (3) said lock control circuit configured such that said lock control circuit causes said bus line scrambler to restart scrambling said at least one bus line responsive to an occurrence of at least one event of a third set of preselected events; wherein said bus line scrambler mirrors the at least one bus line onto at least one other bus line of the at least one bus and transmits the mirrored bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
Claim 17
Dependent Claim
24 words
The memory cartridge of claim 12 wherein said at least one event of said first set of preselected events comprises the system powering up.
Claim 18
Dependent Claim
23 words
The memory cartridge of claim 12 wherein said at least one event of said first set of preselected events comprises the system resetting.
Claim 19
Dependent Claim
35 words
The memory cartridge of claim 12 wherein said at least one event of said second set of preselected set of events comprises at least one predetermined bus value asserted on said at least one bus.
Claim 20
Dependent Claim
35 words
The memory cartridge of claim 12 wherein said at least one event of said second set of preselected set of events comprises a predetermined plurality of bus values asserted on said at least one bus.
Claim 21
Dependent Claim
57 words
A memory cartridge of claim 12 wherein said bus line scrambler swaps the at least one bus line with at least one other bus line of the at least one bus and transmits the swapped bus lines to said memory, responsive to the occurrence of the at least one event of the first set of preselected events.
References Cited (Backward Citations)
US4432067A
Cited
US4680731A
Cited
US4583196A
Cited
GB2171542A
Cited
US4685056A
Cited
EP0206704A2
Cited
US5155829A
Cited
US4910772A
Cited
EP0358423A2
Cited
US5081675A
Cited
US5208857A
Cited
EP0518504A1
Cited
US5446864A
Cited
US5442341A
Cited
US5452358A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-08 | 2001-03-10 | 2001-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-08 | 2005-03-10 | 2005-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-08 | 2009-03-10 | 2009-09-09 | $7700.00 | Window Closed / Lapsed |