Patent US4747790A successfully refreshed from Google Patents.
Patent US4665494A successfully refreshed from Google Patents.
Patent US5661718A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5661718A Expired / Lapsed US ⏱️ 0.0 years remaining

Simultaneous analog and digital communication

Assignee: Nokia of America Corp
•
Filing: 1995-05-30
•
Granted: 1997-08-26
•
Expires: 2015-05-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for concurrent communication of analog information and digital information. In general terms, when the communication channel is viewed as a multi-dimensional space, the digital information signal is divided into symbols, and the symbols are mapped onto the signal space with a preset distance between them. The analog signal, generally limited in magnitude to less than the distance separating the symbols, is converted to component signals and added (i.e., vector addition) to the symbols. The sum signal is then transmitted to the receiver where the symbols are detected and subtracted from the received signal to yield the analog signal components. The transmitted analog signal is recreated from those components. Both half-duplex and full-duplex operation is available in accordance with the disclosure.

Inventors

  • 👤 Gordon Bremer
  • 👤 Nuggehally Sampath Jayant
  • 👤 Kenneth David Ko
  • 👤 Nambirajan Seshadri
  • 👤 Luke J. Smithwick

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 18:58
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/32; H04J; H04J7/00; H04L27/18; H04L27/186; H04L27/34; H04L27/345; H04L27/3461; H04L27/3483; H04M; H04M11/00; H04M11/06; H04N; H04N21/00; H04N21/20; H04N21/23; H04N21/238; H04N21/2383; H04N21/40; H04N21/43; H04N21/438; H04N21/4382; H04N7/00; H04N7/08

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 190 words
A modem comprising: a first mapper responsive to a digital signal, a second mapper responsive to an analog signal, an orthogonal modulator concurrently responsive to output signals of the first mapper added to output signals of the second mapper to develop an output signal, a hybrid having a first port that receives the output signal developed by the orthogonal modulator, said hybrid communicating substantially all of the signals received at the first port to a second port of the hybrid, an echo canceller coupled to a third port of the hybrid, for subtracting from the third port a portion of the signal applied to said first port of the hybrid, a demodulator responsive to output signals of the echo canceller, a slicer for detecting digital signal components contained in output signals developed by the demodulator, a first de-mapper for forming a stream of digital signals in response to output signals of the slicer, means for subtracting the detected digital signal components from the signals developed by the demodulator, to develop thereby component analog signals, and a second de-mapper for forming analog signal from output signals of the means for subtracting.
Claim 2
Dependent Claim 190 words
A modem comprising: a first mapper responsive to a digital signal, a second mapper responsive to an analog signal, an orthogonal modulator concurrently responsive to output signals of the first mapper added to output signals of the second mapper to develop an output signal, a hybrid having a first port that receives the output signal developed by the orthogonal modulator, said hybrid communicating substantially all of the signals received at the first port to a second port of the hybrid, an echo canceller coupled to a third port of the hybrid, for subtracting from the third port a portion of the signal applied to said first port of the hybrid, a demodulator responsive to output signals of the echo canceller, a slicer for detecting digital signal components contained in output signals developed by the demodulator, a first de-mapper for forming a stream of digital signals in response to output signals of the slicer, means for subtracting the detected digital signal components from the signals developed by the demodulator, to develop thereby component analog signals, and a second de-mapper for forming analog signal from output signals of the means for subtracting.
Claim 3
Dependent Claim 16 words
The modem of claim 1 further comprising an equalizer interposed between the demodulator and the slicer.
Claim 4
Dependent Claim 10 words
The modem of claim 2 wherein the equalizer is adaptive.
Claim 5
Dependent Claim 33 words
The modem of claim 3 wherein the equalizer includes coefficients that are altered under control of a signal power measuring means that is responsive to the output signals of the means for subtracting.
Claim 6
Dependent Claim 32 words
The modem of claim 3 wherein the equalizer includes coefficients that are altered under control of a signal power measuring means that is responsive to the output signals of the second de-mapper.
Claim 7
Dependent Claim 138 words
In a system including a signal space mapper followed by a modulator, where a digital input symbol applied to the mapper is assigned to a constellation point in N-dimension space, and where the modulator modulates the constellation point with N mutually orthogonal carrier signals, an improvement comprises: an analog port included in the mapper, for accepting a group of N analog signal samples, said mapper including means for altering the constellation point assignment for the digital input symbol in response to the group of N analog signal samples; and a processor coupled to said analog port for receiving an analog signal and for developing said group of N analog signal samples, wherein said processor encodes said analog signal to develop an encoded signal having a dynamic range that is smaller than the dynamic range of the analog signal.
Claim 8
Dependent Claim 138 words
In a system including a signal space mapper followed by a modulator, where a digital input symbol applied to the mapper is assigned to a constellation point in N-dimension space, and where the modulator modulates the constellation point with N mutually orthogonal carrier signals, an improvement comprises: an analog port included in the mapper, for accepting a group of N analog signal samples, said mapper including means for altering the constellation point assignment for the digital input symbol in response to the group of N analog signal samples; and a processor coupled to said analog port for receiving an analog signal and for developing said group of N analog signal samples, wherein said processor encodes said analog signal to develop an encoded signal having a dynamic range that is smaller than the dynamic range of the analog signal.
Claim 9
Dependent Claim 16 words
The system of claim 6, wherein said processor performs automatic gain control on the analog signal.
Claim 10
Dependent Claim 38 words
The system of claim 6, wherein said processor encodes the analog signal in accordance with linear prediction techniques to develop an encoded signal having a dynamic range that is smaller than the dynamic range of the analog signal.
Claim 11
Dependent Claim 59 words
The system of claim 6, wherein said processor comprises: means for sampling the analog signal to develop a sampled analog signal; a linear prediction coefficient generator for developing prediction coefficients; an analysis filter responsive to said sampled analog signal and said prediction coefficients; and means for subtracting an output signal of the analysis filter from said sampled analog signal.
Claim 12
Dependent Claim 16 words
The system of claim 9, wherein said processor applies said prediction coefficients to said analog port.
Claim 13
Dependent Claim 16 words
The system of claim 6, wherein said processor shifts the frequency band of the input signal.

References Cited (Backward Citations)

US4525846A Cited
US4512013A Cited
US4627077A Cited
US4630287A Cited
US4546212A Cited
US4672602A Cited
US4792940A Cited
US5081647A Cited
US4924516A Cited
US5105443A Cited
US5103227A Cited
US5448555A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-08-25 2001-02-24 2001-08-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-08-25 2005-02-24 2005-08-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-08-25 2009-02-24 2009-08-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag