US5657292A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Write pass through circuit
Assignee: STMicroelectronics lnc USA
•
Filing: 1996-01-19
•
Granted: 1997-08-12
•
Expires: 2016-01-19
Abstract
Abstract A write global bus driver is provided within the data input buffer. The write global bus driver has the same circuit configuration as the read global bus driver so that it drives the output buffer with the very same type of signal and in the same way as the read global bus driver drives the output buffer. The write global bus driver is coupled to the global data bus for placing written data on the global data bus that is normally used only for read data. During each write cycle, the data is written simultaneously to the memory array and to the output buffer. The output buffer is a two-stage, pipelined output buffer. When data is stored in the first stage of the output buffer, whether write data or read data, it is maintained in the first stage on the same clock cycle that it is presented. On the subsequent clock cycle, the data from the first stage is transferred to the second stage and is provided as the output of the output buffer. In the event a read cycle immediately follows a write cycle, the write data is provided as the output from the output buffer as a result of the first read cycle being performed. During the second read cycle, the data read during the first read cycle is provided as the output.
Inventors
- 👤 David C. McClure
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 03:51
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1057; G11C7/106; G11C7/1078
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
135 words
A circuit, comprising: an array of memory cells; a sense amplifier coupled for receiving data read out of the array of memory cells; a read global bus driver coupled for receiving data sensed by the sense amplifier; a global data bus coupled for transferring data from the read global bus driver to an output buffer; a write data input buffer coupled to receive data to be written to the memory cells of the array; a write global bus driver coupled to the data input buffer and to the global data bus for placing written data on the global data bus to provide written data as the output on the global data bus; and a data input/output pad coupled to receive write data during a write cycle and to output read data during a read cycle.
Claim 2
Dependent Claim
135 words
A circuit, comprising: an array of memory cells; a sense amplifier coupled for receiving data read out of the array of memory cells; a read global bus driver coupled for receiving data sensed by the sense amplifier; a global data bus coupled for transferring data from the read global bus driver to an output buffer; a write data input buffer coupled to receive data to be written to the memory cells of the array; a write global bus driver coupled to the data input buffer and to the global data bus for placing written data on the global data bus to provide written data as the output on the global data bus; and a data input/output pad coupled to receive write data during a write cycle and to output read data during a read cycle.
Claim 3
Dependent Claim
48 words
The circuit according to claim 1, further including: a write pass through enable circuit coupled to the data input buffer to output the written data simultaneously to a write driver circuit for writing to the memory cells and to the global data bus for providing the output buffer.
Claim 4
Dependent Claim
47 words
The circuit according to claim 2 wherein the write pass through enable circuit disables the write global bus driver whenever data is not being written to the array to prevent a signal from the write global bus driver from being placed on the read global data bus.
Claim 5
Dependent Claim
22 words
The circuit according to claim 1, further including: a read disable circuit for disabling the read global bus driver during a write.
Claim 6
Dependent Claim
49 words
The circuit according to claim 1, further including: two pipeline stages in the output buffer, a first pipeline stage receiving data from the read global bus and the second pipelined stage receiving data from the first pipelined stage to output data from the output buffer from the second stage.
Claim 7
Dependent Claim
91 words
The circuit according to claim 5, further including: an output disable circuit to disable the output buffer from placing data on the data input/output pad during a write and to enable the data in the second stage of the output buffer to be provided to the data input/output pad, the data on the first read cycle after a write cycle being the written data of the most recent write cycle and the data on the second read cycle being the data read from the memory array on the previous read cycle.
Claim 8
Independent Claim
190 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; and outputting the data stored at the first address input on the first read cycle during the second read cycle.
Claim 9
Independent Claim
190 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; and outputting the data stored at the first address input on the first read cycle during the second read cycle.
Claim 10
Dependent Claim
28 words
The method according to claim 7, further including the step of: storing written data in a first pipeline register in the read output buffer on each write cycle.
Claim 11
Independent Claim
201 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing written data in a first pipeline register in the read output buffer on each write cycle; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; and outputting the data stored at the first address input on the first read cycle during the second read cycle.
Claim 12
Independent Claim
201 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing written data in a first pipeline register in the read output buffer on each write cycle; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; and outputting the data stored at the first address input on the first read cycle during the second read cycle.
Claim 13
Dependent Claim
37 words
The method according to claim 9, further including: advancing data from the first pipeline register in the read buffer to a second pipeline register in the read buffer on each write cycle and on each read cycle.
Claim 14
Independent Claim
219 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; outputting the data stored at the first address input on the first read cycle during the second read cycle; disabling the read buffer from reading out data on every write cycle; and enabling the reid buffer to read out data stored in the read buffer on every read cycle.
Claim 15
Independent Claim
219 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; outputting the data stored at the first address input on the first read cycle during the second read cycle; disabling the read buffer from reading out data on every write cycle; and enabling the reid buffer to read out data stored in the read buffer on every read cycle.
Claim 16
Independent Claim
220 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; outputting the data stored at the first address input on the first read cycle during the second read cycle; and driving a read to global bus with a write global bus driver in the input circuit to place the write data on the read global bus during each write cycle.
Claim 17
Independent Claim
220 words
A method of providing written data at a read output buffer, comprising: providing data to be written to a data input buffer on a write cycle; writing the data simultaneously to a write driver for storing in memory cells of an array and to a read output buffer for storing in the read output buffer; on a first read cycle, immediate subsequent inputting a first address from which data is to be read out of the memory array immediately after the inputting a first address from which data is to be read out of the memory array, said inputting of the first address occurring during a first read cycle immediately subsequent to the write cycle; outputting the data written on the immediately prior write cycle as the data during the first read cycle immediately subsequent to the write cycle; inputting a second address from which data is to be read out of the memory array, said inputting occurring on a second read cycle immediately subsequent to the first read cycle; outputting the data stored at the first address input on the first read cycle during the second read cycle; and driving a read to global bus with a write global bus driver in the input circuit to place the write data on the read global bus during each write cycle.
Claim 18
Dependent Claim
175 words
A computer system, comprising: a microprocessor; a memory device electrically connected to the microprocessor; a data bus coupled to the memory device and to the microprocessor for carrying write data to the memory device and read data from the memory device; a memory device data bus within the memory device and electrically connected to the data bus between the microprocessor and the memory device; a data input buffer electrically connected to the memory device data bus; a global data bus within the memory device and connected for receiving data from the memory device; an output buffer coupled to the global data bus for receiving read data, the output buffer being a two-stage pipeline output buffer such that data stored in the first stage is advanced to the second stage on a subsequent clock cycle and new data is stored in the first stage; and a write global bus driver coupled to the data input buffer and to the global bus for placing write data on the global data bus for input to the output buffer.
Claim 19
Dependent Claim
175 words
A computer system, comprising: a microprocessor; a memory device electrically connected to the microprocessor; a data bus coupled to the memory device and to the microprocessor for carrying write data to the memory device and read data from the memory device; a memory device data bus within the memory device and electrically connected to the data bus between the microprocessor and the memory device; a data input buffer electrically connected to the memory device data bus; a global data bus within the memory device and connected for receiving data from the memory device; an output buffer coupled to the global data bus for receiving read data, the output buffer being a two-stage pipeline output buffer such that data stored in the first stage is advanced to the second stage on a subsequent clock cycle and new data is stored in the first stage; and a write global bus driver coupled to the data input buffer and to the global bus for placing write data on the global data bus for input to the output buffer.
Claim 20
Dependent Claim
29 words
The system according to claim 13, further including a read disable circuit for disabling the read global bus driver while a write is being performed to the memory device.
Claim 21
Dependent Claim
177 words
A computer system, comprising: a microprocessor; a memory device electrically connected to the microprocessor; a data bus coupled to the memory device and to the microprocessor for carrying write data to the memory device and read data from the memory device; a memory device data bus within the memory device and electrically connected to the data bus between the microprocessor and the memory device; a data input buffer electrically connected to the memory device data bus; a global data bus within the memory device and connected for receiving data from the memory device; an output buffer coupled to the global data bus for receiving read data; and a write global bus driver coupled to the data input buffer and to the global bus for placing write data on the global data bus for input to the output buffer, the write global bus driver and the read global bus driver being constructed using the same type of transistors and the same electrical connection between the transistors such that both drive the global data bus using similar structural components.
Claim 22
Dependent Claim
177 words
A computer system, comprising: a microprocessor; a memory device electrically connected to the microprocessor; a data bus coupled to the memory device and to the microprocessor for carrying write data to the memory device and read data from the memory device; a memory device data bus within the memory device and electrically connected to the data bus between the microprocessor and the memory device; a data input buffer electrically connected to the memory device data bus; a global data bus within the memory device and connected for receiving data from the memory device; an output buffer coupled to the global data bus for receiving read data; and a write global bus driver coupled to the data input buffer and to the global bus for placing write data on the global data bus for input to the output buffer, the write global bus driver and the read global bus driver being constructed using the same type of transistors and the same electrical connection between the transistors such that both drive the global data bus using similar structural components.
Claim 23
Dependent Claim
84 words
The system according to claim 15 wherein on a single cycle, the same write data is provided to the memory device for storing and to the output buffer of the memory device for holding in the first pipeline of the output buffer and upon a next subsequent cycle being a read cycle the write data in the first stage of the output buffer is provided as the output data from the memory device onto the data bus between the microprocessor and the memory device.
Claim 24
Dependent Claim
340 words
A data bus interface circuit for a memory device, comprising: a memory data bus within the memory device adapted to receive data during a write cycle and to output data during a read cycle; a write data bus within the memory device adapted for transferring data to the memory device; a global data bus within the memory device adapted for receiving data from the memory device; a write data input buffer having an input terminal connected to the memory data bus which operates to store data on the input terminal and provide, the stored data on an output terminal in response to a first control signal; a write global data bus driver having an input terminal coupled to the output terminal of the write data input buffer and having output terminals coupled to the global data bus and the write data bus, the write global data bus driver operable to store data on the input terminal and provide the stored data on the output terminals in response to a second control signal; a first pipelined read data output buffer having an input terminal coupled to the global data bus which operates to store data on the input terminal and provide the stored data on an output terminal in response to a third control signal; a second pipelined read data output buffer having an input terminal coupled to the output terminal of the first pipelined read data output buffer which operates to store data on the input terminal and provide the stored data on an output terminal in response to a fourth control signal, the output terminal being coupled to the memory data bus; and a control circuit for providing the first, second, third, and fourth control signals so that during a write cycle of the memory device, data written to the memory device is placed on the global data bus and stored in the first pipelined read data output buffer and transferred to the second pipelined read data output buffer during the next subsequent read cycle after the write cycle.
Claim 25
Dependent Claim
340 words
A data bus interface circuit for a memory device, comprising: a memory data bus within the memory device adapted to receive data during a write cycle and to output data during a read cycle; a write data bus within the memory device adapted for transferring data to the memory device; a global data bus within the memory device adapted for receiving data from the memory device; a write data input buffer having an input terminal connected to the memory data bus which operates to store data on the input terminal and provide, the stored data on an output terminal in response to a first control signal; a write global data bus driver having an input terminal coupled to the output terminal of the write data input buffer and having output terminals coupled to the global data bus and the write data bus, the write global data bus driver operable to store data on the input terminal and provide the stored data on the output terminals in response to a second control signal; a first pipelined read data output buffer having an input terminal coupled to the global data bus which operates to store data on the input terminal and provide the stored data on an output terminal in response to a third control signal; a second pipelined read data output buffer having an input terminal coupled to the output terminal of the first pipelined read data output buffer which operates to store data on the input terminal and provide the stored data on an output terminal in response to a fourth control signal, the output terminal being coupled to the memory data bus; and a control circuit for providing the first, second, third, and fourth control signals so that during a write cycle of the memory device, data written to the memory device is placed on the global data bus and stored in the first pipelined read data output buffer and transferred to the second pipelined read data output buffer during the next subsequent read cycle after the write cycle.
References Cited (Backward Citations)
US5267210A
Cited
US5293623A
Cited
US5267197A
Cited
US5305268A
Cited
US5258952A
Cited
US5251181A
Cited
US5341341A
Cited
US5311467A
Cited
US5300828A
Cited
US5521878A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-08-11 | 2001-02-10 | 2001-08-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-08-11 | 2005-02-10 | 2005-08-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-08-11 | 2009-02-10 | 2009-08-12 | $7700.00 | Window Closed / Lapsed |