← Back to Patent Explorer
US5656850A Expired / Lapsed US ⏱️ 0.0 years remaining

Microelectronic integrated circuit including hexagonal semiconductor "and"g

Assignee: Bell Semiconductor LLC
•
Filing: 1995-03-01
•
Granted: 1997-08-12
•
Expires: 2015-03-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A microelectronic integrated circuit includes a semiconductor substrate, and a plurality of microelectronic devices formed on the substrate. Each device has a periphery defined by a hexagon, and includes an active area formed within the periphery. A first terminal and a second terminal are formed in the active area adjacent to edges of the hexagon that are separated by another edge. First to third gates are formed between the first and second terminals, and have gate terminals formed outside the active area adjacent to other edges of the hexagon. The power supply connections to the first and second terminals, the conductivity type (NMOS or PMOS), and the addition of a pull-up or a pull-down resistor is selected for each device to provide a desired AND, NAND, OR or NOR function. The devices are interconnected using three direction routing based on hexagonal geometry.

Inventors

  • 👤 Ashok Kapoor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 20:39
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; Y; Y10; Y10S; Y10S257/00; Y10S257/909

Claims Analysis

Total Claims: 31
Claim 1
Independent Claim 80 words
A microelectronic device formed on a semiconductor substrate, said device defining a hexagon-shaped periphery having first through sixth edges, said device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; a first gate formed between the first terminal and the second terminal; and a second gate formed between the first gate and the second terminal.
Claim 2
Dependent Claim 80 words
A microelectronic device formed on a semiconductor substrate, said device defining a hexagon-shaped periphery having first through sixth edges, said device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; a first gate formed between the first terminal and the second terminal; and a second gate formed between the first gate and the second terminal.
Claim 3
Dependent Claim 21 words
A device as in claim 1, in which said first edge and said second edge are separated by said fourth edge.
Claim 4
Dependent Claim 20 words
A device as in claim 1, further comprising: a third gate formed between the second gate and the second terminal.
Claim 5
Dependent Claim 48 words
A device as in claim 3, in which said first edge and said second edge are separated by said fourth edge, said second edge and said third edge are separated by said fifth edge, and said third edge and said first edge are separated by said sixth edge.
Claim 6
Dependent Claim 19 words
A device as in claim 4, further comprising an inactive area disposed between said active area and said periphery.
Claim 7
Dependent Claim 40 words
A device as in claim 5, further comprising first, second and third gate terminals that are formed in said inactive area adjacent to said fourth, fifth and sixth edges and are connected to the first, second and third gates respectively.
Claim 8
Dependent Claim 23 words
A device as in claim 6, in which: the first terminal constitutes a source terminal; and the second terminal constitutes a drain terminal.
Claim 9
Dependent Claim 82 words
A device as in claim 1, further comprising a pull-down resistor, in which: said active area is N-type; the first terminal constitutes a source terminal and is connected to a first potential through the pull-down resistor; the second terminal constitutes a drain terminal and is connected to a second potential which is more positive than said first potential; and the device provides an AND function with inputs applied to the first and second gates and an output taken from the first terminal.
Claim 10
Dependent Claim 82 words
A device as in claim 1, further comprising a pull-up resistor, in which: said active area is N-type; the first terminal constitutes a source terminal and is connected to a first potential; the second terminal constitutes a drain terminal and is connected to a second potential which is more positive than said first potential through the pull-up resistor; and the device provides an NAND function with inputs applied to the first and second gates and an output taken from the second terminal.
Claim 11
Dependent Claim 82 words
A device as in claim 1, further comprising a pull-up resistor, in which: said active area is P-type; the first terminal constitutes a source terminal and is connected to a first potential through the pull-up resistor; the second terminal constitutes a drain terminal and is connected to a second potential which is more negative than said first potential; and the device provides an OR function with inputs applied to the first and second gates and an output taken from the first terminal.
Claim 12
Dependent Claim 82 words
A device as in claim 1, further comprising a pull-down resistor, in which: said active area is P-type; the first terminal constitutes a source terminal and is connected to a first potential; the second terminal constitutes a drain terminal and is connected to a second potential which is more negative than said first potential through the pull-down resistor; and the device provides a NOR function with inputs applied to the first and second gates and an output taken from the second terminal.
Claim 13
Dependent Claim 41 words
A device as in claim 1, in which: the device is a Metal-Oxide-Semiconductor (MOS) device; and the first and second gates each comprise: an insulating oxide layer formed over the substrate; and a conductive metal layer formed over the oxide layer.
Claim 14
Dependent Claim 37 words
A device as in claim 1, further comprising an inactive area disposed between said active area and said periphery, in which the first and second gates each have opposite end portions that extend into said inactive area.
Claim 15
Dependent Claim 85 words
A microelectronic integrated circuit, comprising: a semiconductor substrate; a plurality of microelectronic devices formed on the substrate, each device defining a hexagon-shaped periphery having first through sixth edges, each device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; and at least one of the devices further comprising a second gate formed between the first gate and the second terminal.
Claim 16
Dependent Claim 85 words
A microelectronic integrated circuit, comprising: a semiconductor substrate; a plurality of microelectronic devices formed on the substrate, each device defining a hexagon-shaped periphery having first through sixth edges, each device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; and at least one of the devices further comprising a second gate formed between the first gate and the second terminal.
Claim 17
Dependent Claim 22 words
An integrated circuit as in claim 14, in which said first edge and said second edge are separated by said fourth edge.
Claim 18
Dependent Claim 30 words
An integrated circuit as in claim 14, in which said at least one of the devices further comprises a third gate formed between the second gate and the second terminal.
Claim 19
Dependent Claim 49 words
An integrated circuit as in claim 16, in which said first edge and said second edge are separated by said fourth edge, said second edge and said third edge are separated by said fifth edge, and said third edge and said first edge are separated by said sixth edge.
Claim 20
Dependent Claim 29 words
An integrated circuit as in claim 17, in which said at least one of the devices further comprises an inactive area disposed between said active area and said periphery.
Claim 21
Dependent Claim 50 words
An integrated circuit as in claim 18, in which said at least one of the devices further comprises first, second and third gate terminals that are formed in said inactive area adjacent to said fourth, fifth and sixth edges and are connected to said first, second and third gates respectively.
Claim 22
Dependent Claim 24 words
An integrated circuit as in claim 19, in which: the first terminal constitutes a source terminal; and the second terminal constitutes a drain terminal.
Claim 23
Dependent Claim 99 words
An integrated circuit as in claim 14, in which said at least one of the devices further comprises a pull-down resistor, in which: said active area is N-type; the first terminal constitutes a source terminal and is connected to a first potential through the pull-down resistor; the second terminal constitutes a drain terminal and is connected to a second potential which is more positive than said first potential; and in which said at least one of the devices provides an AND function with inputs applied to the first and second gates and an output taken from the first terminal.
Claim 24
Dependent Claim 99 words
An integrated circuit as in claim 14, in which said at least one of the devices further comprises a pull-up resistor, in which: said active area is N-type; the first terminal constitutes a source terminal and is connected to a first potential; the second terminal constitutes a drain terminal and is connected to a second potential which is more positive than said first potential through the pull-up resistor; and in which said at least one of the devices provides an NAND function with inputs applied to the first and second gates and an output taken from the second terminal.
Claim 25
Dependent Claim 99 words
An integrated circuit as in claim 14, in which said at least one of the devices further comprises a pull-up resistor, in which: said active area is P-type; the first terminal constitutes a source terminal and is connected to a first potential through the pull-up resistor; the second terminal constitutes a drain terminal and is connected to a second potential which is more negative than said first potential; and in which said at least one of the devices provides an OR function with inputs applied to the first and second gates and an output taken from the first terminal.
Claim 26
Dependent Claim 99 words
An integrated circuit as in claim 14, in which said at least one of the devices further comprises a pull-down resistor, in which: said active area is P-type; the first terminal constitutes a source terminal and is connected to a first potential; the second terminal constitutes a drain terminal and is connected to a second potential which is more negative than said first potential through the pull-down resistor; and in which said at least one of the devices provides a NOR function with inputs applied to the first and second gates and an output taken from the second terminal.
Claim 27
Dependent Claim 47 words
An integrated circuit as in claim 14, in which: said at least one of the devices is a Metal-Oxide-Semiconductor (MOS) device; and the first and second gates each comprise: an insulating oxide layer formed over the substrate; and a conductive metal layer formed over the oxide layer.
Claim 28
Dependent Claim 124 words
A microelectronic integrated circuit, comprising: a semiconductor substrate; a plurality of microelectronic devices formed on the substrate, the devices being closely packed on the substrate, each device defining a hexagon-shaped periphery having first through sixth edges, each device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; a first gate formed between the first terminal and the second terminal; and interconnect wiring for electrically interconnecting the first terminals, second terminals and first gates of the devices in a predetermined manner, the wiring comprising electrical conductors that extend in three directions that are angularly displaced from each other by 60°.
Claim 29
Dependent Claim 124 words
A microelectronic integrated circuit, comprising: a semiconductor substrate; a plurality of microelectronic devices formed on the substrate, the devices being closely packed on the substrate, each device defining a hexagon-shaped periphery having first through sixth edges, each device comprising: an active area formed within said periphery; a first terminal formed adjacent to said first edge in said active area; a second terminal formed adjacent to said second edge in said active area; a first gate formed between the first terminal and the second terminal; and interconnect wiring for electrically interconnecting the first terminals, second terminals and first gates of the devices in a predetermined manner, the wiring comprising electrical conductors that extend in three directions that are angularly displaced from each other by 60°.
Claim 30
Dependent Claim 70 words
An integrated circuit as in claim 26, in which each of the devices further comprises: a second gate formed between said first gate and the second terminal; and a third gate formed between the second gate and the second terminal, in which: said interconnect wiring further comprises electrical conductors for interconnecting the first terminals, second terminals, first gates, second gates and third gates of the devices in said predetermined manner.
Claim 31
Dependent Claim 39 words
An integrated circuit as in claim 14, in which each device further comprises an inactive area disposed between said active area and said periphery, in which the first gate has opposite end portions that extend into said inactive area.

References Cited (Backward Citations)

US5130767A Cited
US5130767C1 Cited
US4532534A Cited
US5286984A Cited
US4743950A Cited
US5444275A Cited
US5406104A Cited
US5517041A Cited
US5323036A Cited
US5414290A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-08-11 2001-02-10 2001-08-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-08-11 2005-02-10 2005-08-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-08-11 2009-02-10 2009-08-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag