US5652453A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with a semiconductor layer formed on an insulating film and manufacturing method thereof
Assignee: Mitsubishi Electric Corp
•
Filing: 1995-11-14
•
Granted: 1997-07-29
•
Expires: 2015-11-14
Abstract
Abstract A semiconductor device which can prevent formation of a parasitic transistor and degradation in its threshold voltage is obtained. In the semiconductor device, a sidewall insulating film the width of which is increased toward its lower portion is formed on a side wall of a semiconductor layer, and a gate electrode layer is formed such that it extends on the semiconductor layer and the sidewall insulating film.
Inventors
- 👤 Toshiaki Iwamatsu
- 👤 Yasuo Inoue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 07:38
CPC Classifications
H; H10; H10D; H10D86/00; H10D86/201; H10D86/01
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
109 words
A semiconductor device comprising: a semiconductor layer formed on an insulating layer and having an upper side end rounded in a cross section along the direction of a channel width; a first sidewall insulating film contacting a side of said semiconductor layer in a cross section along the direction of said channel width and formed with its width increased toward an lower portion; and a gate electrode layer formed on and along an upper surface of said semiconductor layer and a surface of said first sidewall insulating film; wherein said semiconductor layer has a round lower end portion in a cross section along the direction of said channel width.
Claim 2
Dependent Claim
109 words
A semiconductor device comprising: a semiconductor layer formed on an insulating layer and having an upper side end rounded in a cross section along the direction of a channel width; a first sidewall insulating film contacting a side of said semiconductor layer in a cross section along the direction of said channel width and formed with its width increased toward an lower portion; and a gate electrode layer formed on and along an upper surface of said semiconductor layer and a surface of said first sidewall insulating film; wherein said semiconductor layer has a round lower end portion in a cross section along the direction of said channel width.
Claim 3
Dependent Claim
41 words
The semiconductor device according to claim 1, wherein a gate insulating film is interposed between said gate electrode layer and said semiconductor layer and an upper end of said first sidewall insulating film is formed continuously with said gate insulating film.
Claim 4
Dependent Claim
35 words
The semiconductor device according to claim 1, wherein a second sidewall insulating film is formed to contact a side of said gate electrode layer in the cross section along the direction of a channel length.
Claim 5
Dependent Claim
35 words
The semiconductor device according to claim 1, wherein a silicide layer is formed at a predetermined region on a main surface of said semiconductor layer and on an upper surface of said gate electrode layer.
Claim 6
Dependent Claim
39 words
The semiconductor device according to claim 1, wherein a high impurity concentration region is formed in a side of said semiconductor layer positioned under said gate electrode layer in the cross section along the direction of said channel width.
References Cited (Backward Citations)
JPS60258957A
Cited
US4807013A
Cited
US4753896A
Cited
US4956307A
Cited
US5089870A
Cited
US5023197A
Cited
US5039621A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-28 | 2001-01-27 | 2001-07-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-28 | 2005-01-27 | 2005-07-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-28 | 2009-01-27 | 2009-07-29 | $7700.00 | Window Closed / Lapsed |