Patent US5648983A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5648983A Expired / Lapsed US ⏱️ 0.0 years remaining

CDMA rake receiver with sub-chip resolution

Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1995-04-24
•
Granted: 1997-07-15
•
Expires: 2015-04-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A rake receiver for use in direct-sequence code-division multiple-access communication systems employs a novel channel estimator capable of resolving multipath components spaced closer than a chip interval of the direct-sequence signature sequence. The estimator utilizes a constrained iterative deconvolution technique which employs projection onto convex sets (POCS). In a matched filter rake receiver embodiment, the delay T SC between two taps of a delay line is smaller than the duration T C of a chip of pseudo-random sequence. A rake receiver constructed in this manner is capable of detecting signals that have propagated through multipath channels and that have path components spaced closer than one chip of the signal sequence (i.e. closer than the inverse of the signal bandwidth).

Inventors

  • 👤 Zoran Kostic
  • 👤 Gordana Pavlovic

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 10:00
CPC Classifications
H; H03; H03H; H03H21/00; H03H21/0012; H04; H04B; H04B1/00; H04B1/69; H04B1/707; H04B1/7097; H04B1/711; H04B1/7115; H04B1/7073; H04B1/7075; H04B1/70757; H04B1/709; H04B1/7093

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 192 words
A spread spectrum receiver for use in a direct sequence, code division multiple access (DS-CDMA) communication system in which a given CDMA signature sequence is assigned to said receiver and to a source synchronized with the receiver and wherein the system has a predetermined symbol transmission rate 1/T b , a processing gain, and a corresponding chip rate 1T c determined by the processing gain and symbol transmission rate, said receiver comprising: means for sampling an incoming analog signal including a transmitted symbol and propagating in said DS-CDMA system to thereby produce an incoming sampled signal, said incoming analog signal having a plurality of both main and multipath return signals of varying signal strengths; a tapped delay line for receiving said incoming sampled signal and having a plurality of taps for producing a set of sampled outputs produced by said sampling means, said delay line having a number of taps that exceeds T b /T c ; a pseudo-noise code generator for generation an apropriate pseudo-noise waveform for multiplication with each sampled output; and demodulating means for demodulating said incoming sampled signal to generate a detected symbol which estimates the transmitted symbol.
Claim 2
Dependent Claim 192 words
A spread spectrum receiver for use in a direct sequence, code division multiple access (DS-CDMA) communication system in which a given CDMA signature sequence is assigned to said receiver and to a source synchronized with the receiver and wherein the system has a predetermined symbol transmission rate 1/T b , a processing gain, and a corresponding chip rate 1T c determined by the processing gain and symbol transmission rate, said receiver comprising: means for sampling an incoming analog signal including a transmitted symbol and propagating in said DS-CDMA system to thereby produce an incoming sampled signal, said incoming analog signal having a plurality of both main and multipath return signals of varying signal strengths; a tapped delay line for receiving said incoming sampled signal and having a plurality of taps for producing a set of sampled outputs produced by said sampling means, said delay line having a number of taps that exceeds T b /T c ; a pseudo-noise code generator for generation an apropriate pseudo-noise waveform for multiplication with each sampled output; and demodulating means for demodulating said incoming sampled signal to generate a detected symbol which estimates the transmitted symbol.
Claim 3
Dependent Claim 16 words
The receiver of claim 1, wherein said sampling means provides more than one sample per chip.
Claim 4
Dependent Claim 169 words
In a direct sequence, code division multiple access (DS-CDMA) communication system with a receiver for receiving a received signal having a given CDMA signature sequence, wherein the signature sequence is also assigned to a corresponding source synchronized with the receiver and wherein the system has a predetermined processing gain and a corresponding chip rate 1/T c determined by the processing gain and a symbol transmission rate: means using the received signal for estimating a plurality of coefficients representative of an estimate of a multipath communication channel; and a matched filter matched to characteristics of the multipath communication channel in accordance with said plural coefficients estimated by said estimating means, wherein said matched filter includes a plurality of delay elements for receiving the received signal and each of the delay elements providing a delay of T sc , wherein T sc is less than T c , and a pseudo-noise code generator for generating an appropriate pseudo-noise waveform for multiplication with output of each of the plurality of delay elements.
Claim 5
Dependent Claim 169 words
In a direct sequence, code division multiple access (DS-CDMA) communication system with a receiver for receiving a received signal having a given CDMA signature sequence, wherein the signature sequence is also assigned to a corresponding source synchronized with the receiver and wherein the system has a predetermined processing gain and a corresponding chip rate 1/T c determined by the processing gain and a symbol transmission rate: means using the received signal for estimating a plurality of coefficients representative of an estimate of a multipath communication channel; and a matched filter matched to characteristics of the multipath communication channel in accordance with said plural coefficients estimated by said estimating means, wherein said matched filter includes a plurality of delay elements for receiving the received signal and each of the delay elements providing a delay of T sc , wherein T sc is less than T c , and a pseudo-noise code generator for generating an appropriate pseudo-noise waveform for multiplication with output of each of the plurality of delay elements.
Claim 6
Dependent Claim 48 words
The receiver of claim 3, wherein said estimating means comprises a noise variance estimator filter matched to a transmitted sequence waveform and deconvolving means responsive to the noise variance estimator filter, said estimating means being operative to perform projection onto convex sets to provide estimates of said coefficients.
Claim 7
Dependent Claim 23 words
The receiver of claim 4, further comprising means for multiplying said estimated coefficients with outputs of said delay elements to thereby resolve multipath.

References Cited (Backward Citations)

US5448590A Cited
US5377226A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-07-14 2001-01-13 2001-07-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-07-14 2005-01-13 2005-07-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-07-14 2009-01-13 2009-07-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag