Patent US5642482A successfully refreshed from Google Patents.
US5642482A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for network transmission using a communication co-processor comprising a microprocessor to implement protocol layer and a microprocessor to manage DMA
Assignee: Bull SAS
•
Filing: 1993-12-21
•
Granted: 1997-06-24
•
Expires: 2013-12-21
Abstract
Abstract A system for transmitting data (NCC) between a computer bus (PSB) and a network (RE), including (1) a general purpose unit (GPU) connected to the bus and to a network-connected adapter, and including a first microprocessor and a unit for transferring frames between the bus and the adapter, and vice versa, comprising a dual port memory connected therebetween; and (2) a communication coprocessor (PPA) connected to the general purpose unit (GPU). Said coprocessor (PPA) includes a second microprocessor (CPU 3 ) implementing, for each communication layer (C 2 -C 4 ), the corresponding protocol by providing each frame with control data adapted to said protocol, said second microprocessor being connected to the first microprocessor and the memory; and a third microprocessor (CPU 4 ) providing direct memory access management of data transfer between the second microprocessor (CPU 3 ) and the memory (VRAM).
Inventors
- 👤 Jacky Pardillos
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 07:55
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/128
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
251 words
A system (NCC) for transmission of data between a bus (PSB) of a computer (Host) and a network (RE), comprising: 1) a general purpose unit (GPU) linked to the bus (PSB) and an adapter device (DEA) connected to the network, said general purpose unit (GPU) including: communication means (B 1 and B 4 ) for communicating with the adaptor device, a first microprocessor which runs an operating system contained within a first memory (SRAM 1 ), and operatively associated with said first memory by an internal bus (BI 1 , and a dual port memory (VRAM) for the transfer of frames from the bus (PSB) to the adapter device and vice versa, said dual port memory being disposed between the bus (PSB) and the adapter device and being connected to the adapter device by said communication means; 2) a communications coprocessor (PPA), managing transport, network and data link layers (C2, C3, C4), wherein said coprocessor (PPA) includes: a second microprocessor (CPU 3 ) which implements a communications protocol corresponding to each layer (C2, C3, C4) while providing each frame of data with control information conforming to said protocol, and has an internal bus (BI 3 ) comprising a data bus (BS) connected to said communication means, and a control bus (CB) connected to said internal bus (BI 1 ) of said first microprocessor, and a third microprocessor (CPU 4 ) which manages the transfer of data between the second microprocessor and the dual port memory by means of direct memory access.
Claim 2
Independent Claim
251 words
A system (NCC) for transmission of data between a bus (PSB) of a computer (Host) and a network (RE), comprising: 1) a general purpose unit (GPU) linked to the bus (PSB) and an adapter device (DEA) connected to the network, said general purpose unit (GPU) including: communication means (B 1 and B 4 ) for communicating with the adaptor device, a first microprocessor which runs an operating system contained within a first memory (SRAM 1 ), and operatively associated with said first memory by an internal bus (BI 1 , and a dual port memory (VRAM) for the transfer of frames from the bus (PSB) to the adapter device and vice versa, said dual port memory being disposed between the bus (PSB) and the adapter device and being connected to the adapter device by said communication means; 2) a communications coprocessor (PPA), managing transport, network and data link layers (C2, C3, C4), wherein said coprocessor (PPA) includes: a second microprocessor (CPU 3 ) which implements a communications protocol corresponding to each layer (C2, C3, C4) while providing each frame of data with control information conforming to said protocol, and has an internal bus (BI 3 ) comprising a data bus (BS) connected to said communication means, and a control bus (CB) connected to said internal bus (BI 1 ) of said first microprocessor, and a third microprocessor (CPU 4 ) which manages the transfer of data between the second microprocessor and the dual port memory by means of direct memory access.
Claim 3
Dependent Claim
76 words
The system for transmission according to claim 1, wherein the second microprocessor (CPU 3 ) is connected through the internal bus (BI 3 ) to an associated second memory (SRAM 3 ) which contains a communication code (CC) including said communication layers (C2, C3, C4) communicating with one another using primitive functions (ST2, ST3) and the transport layer communicating with applications outside the system using an interface (SH) operatively connected for communication with the computer (Host).
Claim 4
Dependent Claim
83 words
The system for transmission according to claim 2, wherein the third microprocessor (CPU 4 ) controls a third memory (DRAM 3 ), associated with the second microprocessor (CPU 3 ), said third memory including a plurality of memory locations for receiving and storing the frames of usable data originating either from the computer (Host) or from the network via the dual port memory while the second microprocessor provides said frames with the control information specific to each communication layer using the communication code.
Claim 5
Dependent Claim
48 words
The system for transmission according to claim 1, wherein the third microprocessor (CPU 4 ) is connected via an internal bus (BI 4 ) to an associated erasable read-only memory (PROM 4 ) which contains test and initialization programs for both the second microprocessor and the third microprocessor.
Claim 6
Dependent Claim
48 words
The system for transmission according to claim 2, wherein the third microprocessor (CPU 4 ) is connected via an internal bus (BI 4 ) to an associated erasable read-only memory (PROM 4 ) which contains test and initialization programs for both the second microprocessor and the third microprocessor.
Claim 7
Dependent Claim
48 words
The system for transmission according to claim 3, wherein the third microprocessor (CPU 4 ) is connected via an internal bus (BI 4 ) to an associated erasable read-only memory (PROM 4 ) which contains test and initialization programs for both the second microprocessor and the third microprocessor.
Claim 8
Dependent Claim
82 words
The system for transmission according to claim 4, further comprising a fourth memory (SRAM 4 ) associated with the third microprocessor, upon initialization of said third microprocessor, said third microprocessor transferring the test and initialization programs for the third microprocessor from the erasable read-only memory (PROM 4 ) into the fourth memory (SRAM 4 ) while concurrently transferring the test and initialization program for the second microprocessor from the erasable read-only memory (PROM 4 ) into the second memory (SRAM 3 ).
Claim 9
Dependent Claim
82 words
The system for transmission according to claim 5, further comprising a fourth memory (SRAM 4 ) associated with the third microprocessor, upon initialization of said third microprocessor, said third microprocessor transferring the test and initialization programs for the third microprocessor from the erasable read-only memory (PROM 4 ) into the fourth memory (SRAM 4 ) while concurrently transferring the test and initialization program for the second microprocessor from the erasable read-only memory (PROM 4 ) into the second memory (SRAM 3 ).
Claim 10
Dependent Claim
82 words
The system for transmission according to claim 6, further comprising a fourth memory (SRAM 4 ) associated with the third microprocessor, upon initialization of said third microprocessor, said third microprocessor transferring the test and initialization programs for the third microprocessor from the erasable read-only memory (PROM 4 ) into the fourth memory (SRAM 4 ) while concurrently transferring the test and initialization program for the second microprocessor from the erasable read-only memory (PROM 4 ) into the second memory (SRAM 3 ).
Claim 11
Dependent Claim
133 words
The system according to claim 7, wherein said first and third microprocessors (CPU 1 , CPU 4 ) command their own respective internal buses, (BI 1 , BI 4 ), and further wherein an arbitration device serially placed in the internal bus (BI 3 ) of the second microprocessor grants the access of said internal bus (BI 3 ) of the second microprocessor to one of the first, third or the second processor according to an assigned priority order in which the priority of the first microprocessor is the highest and the priority of the second microprocessor is the lowest, and grants the access of the internal bus (BI 3 ) to the second microprocessor (CPU 3 ) in the absence of an access request from either the first or the third microprocessor.
References Cited (Backward Citations)
US4430699A
Cited
EP0410860A1
Cited
US5237693A
Cited
US5151899A
Cited
US5459720A
Cited
US5278834A
Cited
US5434976A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-23 | 2000-12-23 | 2001-06-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-23 | 2004-12-23 | 2005-06-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-23 | 2008-12-23 | 2009-06-24 | $7700.00 | Window Closed / Lapsed |