← Back to Patent Explorer
US5642243A Expired / Lapsed US ⏱️ 0.0 years remaining

Timing recovery frequency error detector for sampled amplitude magnetic recording

Assignee: Cirrus Logic Inc
•
Filing: 1995-08-29
•
Granted: 1997-06-24
•
Expires: 2015-08-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a synchronous read channel for magnetic recording, a timing recovery phase-locked loop (PLL) comprises an improved discrete time frequency error detector for locking the PLL to a sinusoidal reference signal. The sinusoidal reference signal is sampled, and a frequency error is computed using three sample values which span more than half a period of the reference signal. Consequently, the frequency error detector is not affected by a DC offset in the reference signal, and it is less susceptible to noise due to an increase in sensitivity.

Inventors

  • 👤 William G. Bliss

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 05:33
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; H; H04; H04L; H04L7/00; H04L7/0054; H04L7/0062; G11B20/10009; G11B20/10046; G11B20/10055; G11B20/14; G11B20/1403; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/091; H04L7/02; H04L7/033; H04L7/0334; H04L7/04; H04L7/10

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 174 words
A timing recovery circuit in a synchronous read channel utilized in reading data from a magnetic medium, said synchronous read channel detects digital data from a sequence of discrete time sample values Y(n) generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium, said timing recovery circuit for adjusting a phase and frequency of a sampling clock signal relative to a phase and frequency of the pulses, said timing recovery circuit comprises a frequency error detector comprising: (a) an input connected to receive the sample values Y(n); and (b) an output for outputting a frequency error ƒe computed in response to three of the sample values Y(n), wherein; the analog read signal is substantially periodic and the sample values Y(n) for computing the frequency error ƒe span more than half of a period of the analog read signal; and The frequency error ƒe is commuted proportional to: sgn(Y(1))·(Y(4)-Y(0)) if |Y(1)|>|Y(2)|; and sgn(Y(2))·(Y(5)-Y(1)) if |Y(1)|<|Y(2)|, where the function sgn(x) returns the sign of the parameter x.
Claim 2
Dependent Claim 174 words
A timing recovery circuit in a synchronous read channel utilized in reading data from a magnetic medium, said synchronous read channel detects digital data from a sequence of discrete time sample values Y(n) generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium, said timing recovery circuit for adjusting a phase and frequency of a sampling clock signal relative to a phase and frequency of the pulses, said timing recovery circuit comprises a frequency error detector comprising: (a) an input connected to receive the sample values Y(n); and (b) an output for outputting a frequency error ƒe computed in response to three of the sample values Y(n), wherein; the analog read signal is substantially periodic and the sample values Y(n) for computing the frequency error ƒe span more than half of a period of the analog read signal; and The frequency error ƒe is commuted proportional to: sgn(Y(1))·(Y(4)-Y(0)) if |Y(1)|>|Y(2)|; and sgn(Y(2))·(Y(5)-Y(1)) if |Y(1)|<|Y(2)|, where the function sgn(x) returns the sign of the parameter x.
Claim 3
Dependent Claim 42 words
The timing recovery circuit as recited in claim 1, further comprising a variable frequency oscillator having said sampling clock signal as an output, wherein the variable frequency oscillator adjusts the frequency of the sampling clock in response to the frequency error ƒe.
Claim 4
Dependent Claim 172 words
A timing recovery method in a synchronous read channel utilized in reading data from a magnetic medium, said synchronous read channel detects digital data from a sequence of discrete time sample values Y(n) generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium, said timing recovery method for adjusting a phase and frequency of a sampling clock signal relative to a phase and frequency of the pulses, said timing recovery method comprises a frequency error detection method comprising the steps of: (a) receiving the sample values Y(n); and (b) generating a frequency error signal ƒe in response to three of the sample values Y(n), wherein; the analog read signal is substantially periodic and the sample values Y(n) for computing the frequency error ƒe span more than half of a period of the analog read signal; and the frequency error signal ƒe is computed proportional to: sgn(Y(1))·(Y(4)-Y(0)) if |Y(1)|>|Y(2)|; and sgn(Y(2))·(Y(5)-Y(1)) if |Y(1)|<|Y(2)|, wherein the function sgn(x) returns the sign of the parameter x.
Claim 5
Dependent Claim 172 words
A timing recovery method in a synchronous read channel utilized in reading data from a magnetic medium, said synchronous read channel detects digital data from a sequence of discrete time sample values Y(n) generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium, said timing recovery method for adjusting a phase and frequency of a sampling clock signal relative to a phase and frequency of the pulses, said timing recovery method comprises a frequency error detection method comprising the steps of: (a) receiving the sample values Y(n); and (b) generating a frequency error signal ƒe in response to three of the sample values Y(n), wherein; the analog read signal is substantially periodic and the sample values Y(n) for computing the frequency error ƒe span more than half of a period of the analog read signal; and the frequency error signal ƒe is computed proportional to: sgn(Y(1))·(Y(4)-Y(0)) if |Y(1)|>|Y(2)|; and sgn(Y(2))·(Y(5)-Y(1)) if |Y(1)|<|Y(2)|, wherein the function sgn(x) returns the sign of the parameter x.
Claim 6
Dependent Claim 45 words
The timing recovery method as recited in claim 3, further comprising the steps of: (c) generating the sampling clock signal as the output of a variable frequency oscillator; and (d) adjusting the output of the variable frequency oscillator in response to the frequency error ƒe.

References Cited (Backward Citations)

US4970609A Cited
EP0557856A2 Cited
US5416806A Cited
US5311178A Cited
US5406427A Cited
US5359631A Cited
US5511098A Cited
US5465059A Cited
US5459757A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-06-23 2000-12-23 2001-06-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-06-23 2004-12-23 2005-06-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-06-23 2008-12-23 2009-06-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag