← Back to Patent Explorer
US5630905A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating quantum bridges by selective etching of superlattice structures

Assignee: University of California, San Diego
•
Filing: 1995-06-05
•
Granted: 1997-05-20
•
Expires: 2015-06-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A quantum bridge structure including wires of a semiconductor material such as silicon which are formed by selectively etching a superlattice of alternating layers of at least two semiconductor materials. The quantum bridge is useful as a photo emission device, a photo detector device, and a chemical sensor. The wires exhibit improved electrical conduction properties due to decreased Coulomb scattering.

Inventors

  • 👤 William T. Lynch
  • 👤 Kang L. Wang
  • 👤 Martin O. Tanner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 17:46
CPC Classifications
H; H10; H10H; H10H20/00; H10H20/80; H10H20/81; H10H20/811; H10H20/812; B; B82; B82Y; B82Y10/00; B82Y20/00; H10D; H10D62/00; H10D62/80; H10D62/81; H10D62/812; H10D62/813; H10F; H10F77/00; H10F77/10; H10F77/14; H10F77/146; H10F77/1465

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 127 words
A method of fabricating a quantum bridge structure comprising the steps of a) providing a supporting substrate having a monocrystalline surface of a first semiconductor material, b) depositing a buffer layer on said monocrystalline surface for stress relaxation, c) alternately depositing layers of said first semiconductor material and a second semiconductor material over said buffer layer to form a superlattice structure, d) etching trenches through said superlattice structure to form parallel rows of superlattice material and to form end support members for parallel wires, and e) selectively etching said second semiconductor material from said parallel rows thereby forming parallel wires of said first semiconductor material, said parallel wires including a plurality of horizontally spaced wires parallel to said monocrystalline surface and a plurality of vertically stacked wires.
Claim 2
Independent Claim 127 words
A method of fabricating a quantum bridge structure comprising the steps of a) providing a supporting substrate having a monocrystalline surface of a first semiconductor material, b) depositing a buffer layer on said monocrystalline surface for stress relaxation, c) alternately depositing layers of said first semiconductor material and a second semiconductor material over said buffer layer to form a superlattice structure, d) etching trenches through said superlattice structure to form parallel rows of superlattice material and to form end support members for parallel wires, and e) selectively etching said second semiconductor material from said parallel rows thereby forming parallel wires of said first semiconductor material, said parallel wires including a plurality of horizontally spaced wires parallel to said monocrystalline surface and a plurality of vertically stacked wires.
Claim 3
Dependent Claim 25 words
The method as defined by claim 1 wherein said first semiconductor material is a III-V semiconductor and said second semiconductor material is a III-V semiconductor.
Claim 4
Dependent Claim 51 words
The method as defined by claim 1 wherein said first semiconductor layer is a semiconductor material having a first dopant therein and said second semiconductor layer is said semiconductor material with a second dopant therein which differs from said first dopant in at least one of dopant type and dopant concentration.
Claim 5
Dependent Claim 12 words
The method as defined by claim 1 wherein said substrate comprises silicon.
Claim 6
Dependent Claim 16 words
The method as defined by claim 1 wherein said substrate includes a surface layer of silicon.
Claim 7
Dependent Claim 21 words
The method as defined by claim 1 wherein said first semiconductor material is silicon and said second semiconductor material is germanium.
Claim 8
Dependent Claim 27 words
The method as defined by claim 6 wherein said buffer layer is a grade layer of Si x Ge 1-x , where x is the mole ratio.
Claim 9
Dependent Claim 26 words
The method as defined by claim 6 wherein said step of etching trenches includes plasma etching and said step of selectively etching includes anisotropic wet etching.
Claim 10
Dependent Claim 27 words
The method as defined by claim 8 wherein step c) forms alternating layers of silicon and germanium each on the order of 20 Å-2000 Å in thickness.
Claim 11
Dependent Claim 30 words
The method as defined by claim 9 wherein step b) forms a graded buffer layer approximately 2.5 μm in thickness and a Si.sub..5 Ge.sub..5 layer approximately 1.0 μm in thickness.
Claim 12
Dependent Claim 28 words
The method as defined by claim 1 and further including the step of implanting dopant ions in said end support members for electrical contact to said parallel wires.
Claim 13
Dependent Claim 27 words
The method as defined by claim 11 and further including the step of depositing contact material on said end support members for contacting said implanted dopant ions.
Claim 14
Dependent Claim 24 words
The method as defined by claim 1 and further including the step of: f) treating surfaces of said wires to alter quantum properties thereof.
Claim 15
Dependent Claim 18 words
The method as defined by claim 13 wherein step f) includes forming an oxide layer on said surfaces.

References Cited (Backward Citations)

US4983540A Cited
US5427977A Cited
US5357119A Cited
US5383212A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-05-19 2000-11-18 2001-05-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-05-19 2004-11-18 2005-05-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-05-19 2008-11-18 2009-05-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag