Microcomputer with programmable ROM

Claim 2

A microcomputer having a programmable ROM, said microcomputer comprising: a programmable ROM; an external pin, connected to said programmable ROM, to which a mode select signal is supplied; and control means, connected to said external pin, responsive to said mode select signal for controlling said microcomputer to operate in one of three modes, including an MCU mode in which an application system is controlled by an application program which is stored in said programmable ROM, a PROM mode in which said application program is written to said programmable ROM, and an inline mode in which predetermined data is written to a part of said programmable ROM while said microcomputer is mounted on a user system including all components of an application system, wherein said control means comprises at least an inline mode interface which includes a multiplexer for setting a part of a PROM address bus to a high level and another part of said PROM address bus to a low level in said inline mode.

Claim 3

A microcomputer having a programmable ROM according to claim 1, wherein said inline mode interface comprises a serial interface for transferring a PROM address and data between a PROM writer and said PROM incorporated in said microcomputer.

Claim 4

A microcomputer with a programmable ROM according to claim 1, wherein at least some of a plurality of pins for interface signals transferred between said inline interface and said PROM write operate as LCD driver/controller signal pins.

Claim 7

A system according to claim 4, wherein said second area and said third area are set to an inline mode access area in said PROM.

Claim 8

A single-chip microcomputer comprising: a central processing unit; a programmable ROM for storing programs to be run by said central processing unit; a plurality of external pins for effecting input/output of signals; a MCU interface connected between said central processing unit and said plurality of external pins; a PROM interface connected between said programmable ROM and said plurality of external pins in parallel with said MCU interface; a first external mode select pin connected to supply a first mode select signal to select either said MCU interface or PROM interface for operation to connect said central processing unit to said plurality of external pins; an in-line interface connected between said programmable ROM and said plurality of external pins, and including said PROM interface and a multiplexer for setting a part of PROM address lines to a predetermined level; and a second external mode select pin connected to supply a second mode select signal to control the operation of said in-line interface to provide access via said plurality of external pins to only a predetermined part of said programmable ROM.

Claim 9

A single-chip microcomputer comprising: a central processing unit; a programmable ROM for storing programs to be run by said central processing unit; a plurality of external pins for effecting input/output of signals; a MCU interface connected between said central processing unit and said plurality of external pins; a PROM interface connected between said programmable ROM and said plurality of external pins in parallel with said MCU interface; a first external mode select pin connected to supply a first mode select signal to select either said MCU interface or PROM interface for operation to connect said central processing unit to said plurality of external pins; an in-line interface connected between said programmable ROM and said plurality of external pins, and including said PROM interface and a multiplexer for setting a part of PROM address lines to a predetermined level; and a second external mode select pin connected to supply a second mode select signal to control the operation of said in-line interface to provide access via said plurality of external pins to only a predetermined part of said programmable ROM.

Claim 10

A single-chip microcomputer according to claim 6, wherein a plurality of address lines and a data line are connected between said programmable ROM and said PROM interface, and wherein said multiplexer is connected to at least some of said address lines.

Claim 11

A single-chip microcomputer according to claim 6, wherein a plurality of address lines and a data line are connected between said programmable ROM and said PROM interface, and wherein said in-line interface includes: a data shift register connected to receive data from an external pin; and an address shift register connected to receive addresses from an external pin; wherein said multiplexer is provided, responsive to said second mode select signal, for setting a first part of said address lines to a high level, for setting a second part of said address lines to a low level, for selectively connecting the remainder of said address line to said address shift register and for selectively connecting said data lines to said data shift register.

Claim 12

A single-chip microcomputer according to claim 8, wherein said data shift register and said address shift register are connected to the same external pin, said microcomputer further including a controller, disposed in parallel between said data shift register and said address shift register and said same external pin, responsive to clock signals for controlling the operation of said data shift register and said address shift register.