US5625826A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for reducing computer system power consumption
Assignee: HP Inc
•
Filing: 1995-06-07
•
Granted: 1997-04-29
•
Expires: 2015-06-07
Abstract
Abstract A battery powered computer system determines when the system is not in use by monitoring various events associated with the operation of the system. The system preferably monitors the number of cache read misses and write operations, i.e., the cache hit rate, and reduces the system clock frequency when the cache hit rate rises above a certain level. When the cache hit rate is above a certain level, then it can be assumed that the processor is executing a tight loop, such as when the processor is waiting for a key to be pressed and then the frequency can be reduced without affecting system performance. Alternatively, the apparatus monitors the occurrence of memory page misses, I/O write cycles or other events to determine the level of activity of the computer system.
Inventors
- 👤 Lee W. Atkinson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 03:53
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3206; G06F1/3215; G06F11/00; G06F11/30; G06F11/34; G06F11/3409; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F11/3419; G06F11/3423; G06F2201/00; G06F2201/86; G06F2201/88; G06F2201/885; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
150 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system, comprising: a processor having a clocking input; memory coupled to said processor; a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting memory access requests during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory access requests counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the counted memory access requests; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 2
Dependent Claim
150 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system, comprising: a processor having a clocking input; memory coupled to said processor; a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting memory access requests during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory access requests counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the counted memory access requests; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 3
Dependent Claim
30 words
The computer system of claim 1, wherein said processor provides column access strobe signals to said memory as memory access requests, and wherein said counter counts column access strobe signals.
Claim 4
Dependent Claim
23 words
The computer system of claim 1, further comprising: cache memory coupled to said processor; and wherein said requests comprise cache read miss operations.
Claim 5
Dependent Claim
22 words
The computer system of claim 1, wherein said memory is organized in pages and wherein said counter counts memory page miss operations.
Claim 6
Dependent Claim
13 words
The computer system of claim 1, wherein said counter counts memory write operations.
Claim 7
Dependent Claim
32 words
The computer system of claim 1, wherein said memory is organized in pages, the computer system further comprising: input/output devices coupled to said processor; and wherein said counter counts input/output write operations.
Claim 8
Dependent Claim
18 words
The computer system of claim 1, wherein said counter counts write/read signals from said processor to said memory.
Claim 9
Dependent Claim
165 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system according to memory usage by the computer system, comprising: a processor having a clocking input; memory coupled to said processor; a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting memory calls from said processor for data and instructions from said memory during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory calls counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the created memory calls; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 10
Dependent Claim
165 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system according to memory usage by the computer system, comprising: a processor having a clocking input; memory coupled to said processor; a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting memory calls from said processor for data and instructions from said memory during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory calls counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the created memory calls; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 11
Dependent Claim
29 words
The computer system of claim 8, wherein said processor provides column access strobe signals to said memory as memory calls, and wherein said counter counts column access strobe signals.
Claim 12
Dependent Claim
24 words
The computer system of claim 8, further comprising: cache memory coupled to said processor; and wherein said memory calls comprise cache read miss operations.
Claim 13
Dependent Claim
22 words
The computer system of claim 8, wherein said memory is organized in pages and wherein said counter counts memory page miss operations.
Claim 14
Dependent Claim
13 words
The computer system of claim 8, wherein said counter counts memory write operations.
Claim 15
Dependent Claim
31 words
The computer system of claim 8, wherein said memory is organized in pages, the apparatus further comprising: input/output devices coupled to said processor; and wherein said counter counts input/output write operations.
Claim 16
Dependent Claim
18 words
The computer system of claim 8, wherein said counter counts write/read signals from said processor to said memory.
Claim 17
Dependent Claim
173 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system, comprising: a processor having a clocking input; memory coupled to said processor; said processor for periodically placing memory transfer signals to said memory to transfer data and instructions between said processor and said memory: a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting the memory transfer signals during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory transfer signals counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the counted memory transfer signals; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 18
Dependent Claim
173 words
A computer system having a capability for reducing its power consumption by adjusting an operating frequency of the computer system, comprising: a processor having a clocking input; memory coupled to said processor; said processor for periodically placing memory transfer signals to said memory to transfer data and instructions between said processor and said memory: a clock for producing a processor clocking signal at an operating frequency for said processor; a counter between said processor and said memory for counting the memory transfer signals during a preset period of activity of said processor; a count latch coupled to said counter, said count latch for periodically receiving the memory transfer signals counted by said counter; said processor including a frequency adjuster coupled to said count latch and said clock, said frequency adjuster for adjusting the operating frequency of the processor clocking signal based on the counted memory transfer signals; and said clock further for providing the adjusted operating frequency of the processor clocking signal to said processor clocking input in response to said frequency adjuster.
Claim 19
Dependent Claim
30 words
The computer system of claim 15, wherein said processor provides column access strobe signals to said memory as memory transfer signals, and wherein said counter counts column access strobe signals.
Claim 20
Dependent Claim
25 words
The computer system of claim 15, further comprising: cache memory coupled to said processor; and wherein said memory transfer signals comprise cache read miss operations.
Claim 21
Dependent Claim
22 words
The computer system of claim 15, wherein said memory is organized in pages and wherein said counter counts memory page miss operations.
Claim 22
Dependent Claim
13 words
The computer system of claim 15, wherein said counter counts memory write operations.
Claim 23
Dependent Claim
32 words
The computer system of claim 15, wherein said memory is organized in pages, the computer system further comprising: input/output devices coupled to said processor; and wherein said counter counts input/output write operations.
Claim 24
Dependent Claim
18 words
The computer system of claim 15, wherein said counter counts write/read signals from said processor to said memory.
References Cited (Backward Citations)
US4085449A
Cited
US4317181A
Cited
US4417320A
Cited
US4531826A
Cited
US4698748A
Cited
US4819164A
Cited
US4670837A
Cited
US5239641A
Cited
US4980836A
Cited
JPH02151950A
Cited
US5167024A
Cited
EP0451661B1
Cited
US5163143A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-28 | 2000-10-28 | 2001-04-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-28 | 2004-10-28 | 2005-04-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-28 | 2008-10-28 | 2009-04-29 | $7700.00 | Window Closed / Lapsed |