US5625805A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock architecture for synchronous system bus which regulates and adjusts clock skew
Assignee: Hewlett Packard Development Co LP
•
Filing: 1994-06-30
•
Granted: 1997-04-29
•
Expires: 2014-06-30
Abstract
Abstract A synchronous computer system is described. The system is a multiprocessor system having a bus system clock and a processor clock for each processor. The system includes a synchronous computer system bus and a plurality of circuit modules coupled to the synchronous bus with at least two of the modules having at least one processor, with the processor modules having the at least one processor which runs asynchronously to each of the other processors while the processor modules are synchronous to the system bus. The system further includes clock generator means for providing a corresponding plurality of clock signals and a plurality of conductors coupled between said clock generating means and said plurality of modules. Each of said conductors have electrical paths with substantially the same electrical path length, with each one of said modules further including means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module.
Inventors
- 👤 David M. Fenwick
- 👤 Daniel Wissell
- 👤 Richard Watson
- 👤 Denis Foley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 11:36
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
174 words
A synchronous computer system comprising: a synchronous computer system bus; a plurality of modules coupled to the synchronous bus, comprising: at least two processor modules, said processor modules having processors which run asynchronously to each other but with said processor modules running synchronous to the bus; clock generator means for providing a corresponding plurality of clock signals; a plurality of conductors coupled between said clock generating means and said plurality of modules, each of said conductors having electrical paths with substantially the same electrical path length, with each one of said modules further comprising: means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module with said processors disposed to run asychronous to each other but run synchronous to the synchronous system bus with said means for adjusting clock skew providing mutually low skew amongst clock signals on each of said modules and whereas the skew between one module and another module is not affected by said means for adjusting.
Claim 2
Dependent Claim
174 words
A synchronous computer system comprising: a synchronous computer system bus; a plurality of modules coupled to the synchronous bus, comprising: at least two processor modules, said processor modules having processors which run asynchronously to each other but with said processor modules running synchronous to the bus; clock generator means for providing a corresponding plurality of clock signals; a plurality of conductors coupled between said clock generating means and said plurality of modules, each of said conductors having electrical paths with substantially the same electrical path length, with each one of said modules further comprising: means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module with said processors disposed to run asychronous to each other but run synchronous to the synchronous system bus with said means for adjusting clock skew providing mutually low skew amongst clock signals on each of said modules and whereas the skew between one module and another module is not affected by said means for adjusting.
Claim 3
Dependent Claim
47 words
The system of claim 1 wherein said plurality of modules further comprises: at least one memory module, having circuits which interface to the synchronous bus and which have circuits which provide timing signals which are related to the frequency of the clock signals fed to the module.
Claim 4
Dependent Claim
26 words
The system of claim 2 wherein said memory module further comprises means for adjusting the relationship between the timing signals and the frequency of the clock.
Claim 5
Dependent Claim
36 words
The system of claim 3 wherein said clock generator means comprises: an oscillator for providing an output signal; and means coupled to the oscillator for dividing said output signal into a plurality of substantially identical signals.
Claim 6
Dependent Claim
32 words
The system of claim 4 wherein each of the processors of the processor modules comprises: processor clock generator means for providing a clock signal to the respective processor on the respective module.
Claim 7
Dependent Claim
22 words
The system of claim 5 wherein each of said clock generator means and said clock generation means are asychronous to each other.
Claim 8
Dependent Claim
210 words
A synchronous computer system comprising: a synchronous computer system bus; a plurality of circuit modules coupled to the synchronous bus, comprising: at least two processor modules, said processor modules having processors which run asynchronously to each other but with said modules running synchronous to the bus; and a corresponding plurality of high speed free running clock generation circuits to provide free running clock signals processors on a corresponding one of the processor modules; system bus clock generator means for providing a corresponding plurality of clock signals; a plurality of conductors coupled between said clock generating means and said plurality of modules, each of said conductors having electrical paths with substantially the same electrical path length, with each one of said modules further comprising: means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module; and wherein in response to said means for adjusting skew said processors run asychronous to each other but run synchronous to the synchronous system bus with said means for adjusting clock skew providing mutually low skew amongst clock signals on each of said modules and whereas the skew between one module and another module is not affected by said means for adjusting.
Claim 9
Dependent Claim
210 words
A synchronous computer system comprising: a synchronous computer system bus; a plurality of circuit modules coupled to the synchronous bus, comprising: at least two processor modules, said processor modules having processors which run asynchronously to each other but with said modules running synchronous to the bus; and a corresponding plurality of high speed free running clock generation circuits to provide free running clock signals processors on a corresponding one of the processor modules; system bus clock generator means for providing a corresponding plurality of clock signals; a plurality of conductors coupled between said clock generating means and said plurality of modules, each of said conductors having electrical paths with substantially the same electrical path length, with each one of said modules further comprising: means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module; and wherein in response to said means for adjusting skew said processors run asychronous to each other but run synchronous to the synchronous system bus with said means for adjusting clock skew providing mutually low skew amongst clock signals on each of said modules and whereas the skew between one module and another module is not affected by said means for adjusting.
References Cited (Backward Citations)
US5040109A
Cited
US5083100A
Cited
US5164677A
Cited
US5272390A
Cited
US5309035A
Cited
US5369640A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-28 | 2000-10-28 | 2001-04-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-28 | 2004-10-28 | 2005-04-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-28 | 2008-10-28 | 2009-04-29 | $7700.00 | Window Closed / Lapsed |