US5040109A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Efficient protocol for communicating between asychronous devices
Assignee: Hewlett Packard Development Co LP
•
Filing: 1988-07-20
•
Granted: 1991-08-13
•
Expires: 2008-07-20
Abstract
Abstract A method for synchronizing data transfers in a data processing system is presented. The invention includes two separate clocks generated by a slave processor, one of which is used to synchronize outgoing signals from the communicating elements and the second of which is used to synchronize incoming signals to the communicating elements.
Inventors
- 👤 William J. Bowhill
- 👤 Robert Dickson
- 👤 W. H. Durdan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:54
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
264 words
A method of transferring data over an interface bus from a first processor to a second processor comprising the steps of: a. simultaneously asserting a write command signal and a data signal on the interface bus by the first processor and, while the write command signal and the data signal are being asserted by the first processor, clocking a first drive clock pulse on the interface bus by the second processor; b. thereafter clocking a first latch clock pulse on the interface bus by the second processor while the write command signal and the data signal are being asserted, the first latch clock pulse having a rising edge and a falling edge, and, on the falling edge of said first latch clock pulse, latching the write command and data signals that are on the interface bus by the second processor; c. thereafter clocking a second drive clock pulse on the interface bus in response to which an acknowledge signal is asserted on the interface bus by the second processor in response to latching the write command data signals by the second processor; d. thereafter clocking a second latch clock pulse on the interface bus by the second processor while the acknowledge signal is asserted, the second latch clock pulse having a rising edge and a falling edge, and, on the falling edge of said second latch clock pulse, latching the acknowledge signal that is on the interface bus by the first processor; and e. thereafter, asserting a third drive clock pulse on the interface bus, in response to which the acknowledge signal is deasserted.
Claim 2
Independent Claim
264 words
A method of transferring data over an interface bus from a first processor to a second processor comprising the steps of: a. simultaneously asserting a write command signal and a data signal on the interface bus by the first processor and, while the write command signal and the data signal are being asserted by the first processor, clocking a first drive clock pulse on the interface bus by the second processor; b. thereafter clocking a first latch clock pulse on the interface bus by the second processor while the write command signal and the data signal are being asserted, the first latch clock pulse having a rising edge and a falling edge, and, on the falling edge of said first latch clock pulse, latching the write command and data signals that are on the interface bus by the second processor; c. thereafter clocking a second drive clock pulse on the interface bus in response to which an acknowledge signal is asserted on the interface bus by the second processor in response to latching the write command data signals by the second processor; d. thereafter clocking a second latch clock pulse on the interface bus by the second processor while the acknowledge signal is asserted, the second latch clock pulse having a rising edge and a falling edge, and, on the falling edge of said second latch clock pulse, latching the acknowledge signal that is on the interface bus by the first processor; and e. thereafter, asserting a third drive clock pulse on the interface bus, in response to which the acknowledge signal is deasserted.
Claim 3
Dependent Claim
47 words
A method according to claim 1 wherein a strobe signal is asserted on the interface bus simultaneously with the write command signal and the data signal during the first drive clock pulse to indicate the presence of valid data and write command signals on the interface bus.
Claim 4
Dependent Claim
21 words
A method according to claim 1 wherein the first processor is a primary processor and the second processor is a co-processor.
Claim 5
Dependent Claim
21 words
A method according to claim 3 wherein the primary processor is a scalar processor and the co-processor is a vector processor.
Claim 6
Independent Claim
244 words
A method for transferring data over an interface bus to a first processor from a second processor, comprising the steps of: a. clocking a first drive clock pulse on the interface bus by the second processor in response to which a read command signal is asserted on the interface busy by the first processor; b. thereafter, clocking a first latch clock pulse on the interface busy by the second processor, the first latch clock pulse having a rising edge and a falling edge, and on the falling edge of said first latch clock pulse, latching the read command signal that is on the interface bus by the second processor; c. thereafter, clocking a second drive clock pulse on the interface bus by the second processor in response which a data signal and an acknowledge signal are asserted on the interface bus by the second processor in response to latching the read command signal by the second processor; d. thereafter, clocking a second latch clock pulse on the interface bus by the second processor, the second latch clock pulse having a rising edge and a falling edge, and on the falling edge of said second latch clock pulse, latching the data signal and the acknowledge signal that are on the interface bus by the first processor; e. thereafter, clocking a third drive clock pulse on the interface bus by the second processor in response to which the acknowledge signal is deasserted by the second processor.
Claim 7
Independent Claim
244 words
A method for transferring data over an interface bus to a first processor from a second processor, comprising the steps of: a. clocking a first drive clock pulse on the interface bus by the second processor in response to which a read command signal is asserted on the interface busy by the first processor; b. thereafter, clocking a first latch clock pulse on the interface busy by the second processor, the first latch clock pulse having a rising edge and a falling edge, and on the falling edge of said first latch clock pulse, latching the read command signal that is on the interface bus by the second processor; c. thereafter, clocking a second drive clock pulse on the interface bus by the second processor in response which a data signal and an acknowledge signal are asserted on the interface bus by the second processor in response to latching the read command signal by the second processor; d. thereafter, clocking a second latch clock pulse on the interface bus by the second processor, the second latch clock pulse having a rising edge and a falling edge, and on the falling edge of said second latch clock pulse, latching the data signal and the acknowledge signal that are on the interface bus by the first processor; e. thereafter, clocking a third drive clock pulse on the interface bus by the second processor in response to which the acknowledge signal is deasserted by the second processor.
Claim 8
Dependent Claim
45 words
A method according to claim 5 wherein a strobe signal is asserted on the interface bus by the first processor simultaneously with the read command signal during the first drive clock pulse to indicate the presence of a valid command signal on the interface bus.
Claim 9
Dependent Claim
18 words
A method according to claim 6 wherein said strobe signal is deasserted during the third drive clock pulse.
Claim 10
Dependent Claim
43 words
A method according to claim 5 wherein the data lines are tristated on the interface bus during the first drive clock pulse by the first processor and tristated again on the interface bus during the third drive clock pulse by the second processor.
Claim 11
Dependent Claim
21 words
A method according to claim 5 wherein the first processor is a primary processor and the second processor is a co-processor.
Claim 12
Dependent Claim
21 words
A method according to claim 6 wherein the primary processor is a scalar processor and the co-processor is a vector processor.
Claim 13
Dependent Claim
294 words
A computer system comprising: a. a first processor for transferring data; b. a second processor for receiving and processing said data; c. a data bus interconnecting the first processor and the second processor for transferring data between the first processor and the second processor; d. said second processor including means for generating a drive clock signal; e. said first processor including means for generating a synchronizing phase clock signal, said means comprising: i. means for generating first and second phase clocks; ii. a flip-flop for receiving said drive clock signal and for providing a first output signal in response thereto; iii. a first latch for receiving said first output signal and the second phase clock, said first latch generating a second output signal in response thereto; iv. a second latch for receiving said second output signal and the first phase clock, said second latch generating a third output signal in response thereto; and v. a two-input AND gate, the first input receiving the third output signal and the second input receiving the second phase clock, the output of the AND gate providing the synchronizing phase clock and a clear signal to the flip-flop; f. said first processor further including data output means comprising: i. an output latch for receiving said synchronizing phase clock signal and for latching data received from the first processor in response to said synchronizing phase clock signal; ii. an output buffer functionally interconnected between said output latch and said data bus for transferring data received from said output latch onto said data bus; and iii. means interconnected between said output latch and said output buffer for receiving said drive clock signal and for transferring data from said output latch to said output buffer in response to said drive clock signal.
Claim 14
Dependent Claim
294 words
A computer system comprising: a. a first processor for transferring data; b. a second processor for receiving and processing said data; c. a data bus interconnecting the first processor and the second processor for transferring data between the first processor and the second processor; d. said second processor including means for generating a drive clock signal; e. said first processor including means for generating a synchronizing phase clock signal, said means comprising: i. means for generating first and second phase clocks; ii. a flip-flop for receiving said drive clock signal and for providing a first output signal in response thereto; iii. a first latch for receiving said first output signal and the second phase clock, said first latch generating a second output signal in response thereto; iv. a second latch for receiving said second output signal and the first phase clock, said second latch generating a third output signal in response thereto; and v. a two-input AND gate, the first input receiving the third output signal and the second input receiving the second phase clock, the output of the AND gate providing the synchronizing phase clock and a clear signal to the flip-flop; f. said first processor further including data output means comprising: i. an output latch for receiving said synchronizing phase clock signal and for latching data received from the first processor in response to said synchronizing phase clock signal; ii. an output buffer functionally interconnected between said output latch and said data bus for transferring data received from said output latch onto said data bus; and iii. means interconnected between said output latch and said output buffer for receiving said drive clock signal and for transferring data from said output latch to said output buffer in response to said drive clock signal.
Claim 15
Dependent Claim
290 words
A computer system comprising: a. a first processor for transferring data; b. a second processor for receiving and processing said data; c. a data bus interconnecting the first processor and the second processor for transferring data between the first processor and the second processor; d. said first processor including means for generating a latch clock signal; e. said second processor including means for generating a synchronizing receive clock signal, said means comprising: i. means for generating second and third phase clocks; ii. a flip-flop for receiving said latch clock signal and for providing a first output signal in response thereto; iii. a first latch for receiving said first output signal and the third phase clock, said first latch generating a second output signal in response thereto; iv. a second latch for receiving said second output signal and the second phase clock, said second latch generating a third output signal in response thereto; and v. a two-input AND gate, the first input receiving the third output signal and the second input receiving the third phase clock, the output of the AND gate providing the synchronizing receive clock and a clear signal to the flip-flop; f. said second processor further including data input means comprising: i. an input buffer connected to the data bus for receiving data from the data bus; ii. an input latch functionally connected to said input buffer for receiving said synchronizing receive clock signal and for latching data received from said input buffer in response to said synchronizing receive clock signal; and iii. means interconnected between said input buffer and said input latch for receiving said latch clock signal and for transferring data from said input buffer to said input latch in response to said latch clock signal.
Claim 16
Dependent Claim
290 words
A computer system comprising: a. a first processor for transferring data; b. a second processor for receiving and processing said data; c. a data bus interconnecting the first processor and the second processor for transferring data between the first processor and the second processor; d. said first processor including means for generating a latch clock signal; e. said second processor including means for generating a synchronizing receive clock signal, said means comprising: i. means for generating second and third phase clocks; ii. a flip-flop for receiving said latch clock signal and for providing a first output signal in response thereto; iii. a first latch for receiving said first output signal and the third phase clock, said first latch generating a second output signal in response thereto; iv. a second latch for receiving said second output signal and the second phase clock, said second latch generating a third output signal in response thereto; and v. a two-input AND gate, the first input receiving the third output signal and the second input receiving the third phase clock, the output of the AND gate providing the synchronizing receive clock and a clear signal to the flip-flop; f. said second processor further including data input means comprising: i. an input buffer connected to the data bus for receiving data from the data bus; ii. an input latch functionally connected to said input buffer for receiving said synchronizing receive clock signal and for latching data received from said input buffer in response to said synchronizing receive clock signal; and iii. means interconnected between said input buffer and said input latch for receiving said latch clock signal and for transferring data from said input buffer to said input latch in response to said latch clock signal.
References Cited (Backward Citations)
US4541046A
Cited
US4729094A
Cited
US4648034A
Cited
US4953082A
Cited
US4942519A
Cited
US4803629A
Cited
US4894768A
Cited
US4860201A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-12 | 1995-02-11 | 1995-08-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-12 | 1999-02-11 | 1999-08-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-12 | 2003-02-11 | 2003-08-13 | $7700.00 | Window Closed / Lapsed |