Patent US5621652A successfully refreshed from Google Patents.
US5621652A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for verifying process models in integrated circuit process simulators
Assignee: Philips Semiconductors Inc
•
Filing: 1995-03-21
•
Granted: 1997-04-15
•
Expires: 2015-03-21
Abstract
Abstract An apparatus and method for verifying a semiconductor process model. The apparatus consists of an atomic force microscope (AFM), a semiconductor process model and a model updater. The AFM measures an actual cross sectional profile of a submicron semiconductor device feature created by an IC processing step which could be photolithography. The semiconductor process model predicts the feature's cross sectional profile under a set of model conditions specified to match the actual conditions under which the IC processing step took place. The semiconductor process model is driven by a set of model parameters that relate feature profiles to processing conditions and details of the processing step being modelled. The model updater adjusts, if necessary, the model parameters of the semiconductor process model so that the predicted profile more closely approximates the actual cross sectional profile. If the parameters are adjusted, the process model generates an updated predicted profile, which the model updater again compares to the actual profile. This process iterates until the model updater determines that the predicted and actual profiles are suitably correlated, at which point the process model is verified. Once verified, the process model of the present invention can be configured to output a sequence of processing steps compatible with an IC manufacturing process. Thus, the verified process model can specify the steps by which a device characterized by a specified profile can be manufactured.
Inventors
- 👤 John C. Eakin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 12:45
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/20; B; B82; B82Y; B82Y35/00; G06F2119/00; G06F2119/18; Y; Y10; Y10S; Y10S977/00; Y10S977/84; Y10S977/849; Y10S977/852; Y10S977/854
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
146 words
An apparatus for verifying a semiconductor process model comprising: (a) an atomic force microscope configured to measure an actual profile of a semiconductor device feature created during a processing step; (b) said semiconductor process model being configured to predict a profile of said feature under a set of model processing conditions specified to match actual processing conditions under which said processing step took place; said semiconductor process model having an associated set of process parameters relating said predicted profile to said model conditions and said processing step; and (c) a model updater configured to adjust said process parameters of said semiconductor process model so that said predicted profile more closely approximates said actual profile, said model updater iteratively adjusting said parameters until a final set of process parameters is arrived at for which said predicted profile approximates said actual profile within a predefined margin of error.
Claim 2
Independent Claim
146 words
An apparatus for verifying a semiconductor process model comprising: (a) an atomic force microscope configured to measure an actual profile of a semiconductor device feature created during a processing step; (b) said semiconductor process model being configured to predict a profile of said feature under a set of model processing conditions specified to match actual processing conditions under which said processing step took place; said semiconductor process model having an associated set of process parameters relating said predicted profile to said model conditions and said processing step; and (c) a model updater configured to adjust said process parameters of said semiconductor process model so that said predicted profile more closely approximates said actual profile, said model updater iteratively adjusting said parameters until a final set of process parameters is arrived at for which said predicted profile approximates said actual profile within a predefined margin of error.
Claim 3
Dependent Claim
71 words
The apparatus of claim 1 wherein said processing step is photolithography, said feature is a photoresist layer patterned by said photolithography, and each of said profiles is a cross section of said photoresist described by at least one of a group of characteristics including (A) scalloping caused by standing waves caused by interference of said light used to expose said photoresist and (B) angle/slope of sidewalls of said patterned photoresist layer.
Claim 4
Dependent Claim
85 words
The apparatus of claim 1 further comprising an IC manufacturing facility, wherein said process model loaded with said final set of process parameters is additionally configured to generate a sequence of processing steps based on a desired IC surface profile to be manufactured and said model processing conditions and output said sequence to said manufacturing facility, which is configured to manufacture an IC in accordance with said sequence of processing steps; thereby allowing said manufacturing facility to manufacture said IC with said desired surface profile.
Claim 5
Dependent Claim
37 words
The apparatus of claim 1, wherein at least a subset of said process parameters is selected from: post exposure bake (PEB) diffusion length; maximum and minimum developing rates; threshold M; selectivity; relative surface rate; and inhibition depth.
Claim 6
Dependent Claim
103 words
The apparatus of claim 4, wherein at least a subset of said processing conditions is selected from: projection system characteristics, including at least one of: wavelength, bandwidth, numerical aperture, fixed defocus, image defocus, partial coherence, linewidth, pitch, mask bias and focal position; whether prebake conditions are used; exposure energy; PEB (post exposure bake) development time and temperature; whether CEL (contrast enhancement layer) and/or Top ARC (antireflection coating) are used; number of intermediate layers; substrate material; and resist system characteristics, including at least one of: whether said photoresist is positive or negative, thickness, absorption parameters A and B, rate constant C, and refractive index.
Claim 7
Independent Claim
163 words
A method for verifying a semiconductor process model comprising the steps of: (a) measuring with an atomic force microscope an actual profile of a semiconductor device feature created during a processing step; (b) computing with said semiconductor process model a predicted profile of said feature under a set of model processing conditions specified to match actual processing conditions under which said processing step took place; said semiconductor process model having an associated set of process parameters that govern said computing step, said process parameters relating said predicted profile to said model processing conditions and said processing step; (c) adjusting said process parameters of said semiconductor process model, said process parameters determining said predicted profile under said set of model conditions, so that said predicted profile more closely approximates said actual profile; and (d) repeating steps (b) and (c) until a final set of process parameters is arrived at for which said predicted profile approximates said actual profile within a predefined margin of error.
Claim 8
Independent Claim
163 words
A method for verifying a semiconductor process model comprising the steps of: (a) measuring with an atomic force microscope an actual profile of a semiconductor device feature created during a processing step; (b) computing with said semiconductor process model a predicted profile of said feature under a set of model processing conditions specified to match actual processing conditions under which said processing step took place; said semiconductor process model having an associated set of process parameters that govern said computing step, said process parameters relating said predicted profile to said model processing conditions and said processing step; (c) adjusting said process parameters of said semiconductor process model, said process parameters determining said predicted profile under said set of model conditions, so that said predicted profile more closely approximates said actual profile; and (d) repeating steps (b) and (c) until a final set of process parameters is arrived at for which said predicted profile approximates said actual profile within a predefined margin of error.
Claim 9
Dependent Claim
47 words
The method of claim 6 further comprising a manufacturing step wherein said final set of process parameters are used to generate a sequence of manufacturing steps by which an IC surface can be manufactured having a set of desired features under said set of model processing conditions.
Claim 10
Dependent Claim
37 words
The method of claim 6, wherein at least a subset of said process parameters is selected from: post exposure bake (PEB) diffusion length; maximum and minimum developing rates; threshold M; selectivity; relative surface rate; and inhibition depth.
Claim 11
Dependent Claim
103 words
The method of claim 8, wherein at least a subset of said processing conditions is selected from: projection system characteristics, including at least one of: wavelength, bandwidth, numerical aperture, fixed defocus, image defocus, partial coherence, linewidth, pitch, mask bias and focal position; whether prebake conditions are used; exposure energy; PEB (post exposure bake) development time and temperature; whether CEL (contrast enhancement layer) and/or Top ARC (antireflection coating) are used; number of intermediate layers; substrate material; and resist system characteristics, including at least one of: whether said photoresist is positive or negative, thickness, absorption parameters A and B, rate constant C, and refractive index.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |