Patent US5621349A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5621349A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for controlling an output level of an FM detecting circuit using phase locked loop

Assignee: Samsung Electronics Co Ltd
•
Filing: 1996-04-16
•
Granted: 1997-04-15
•
Expires: 2016-04-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An FM detecting circuit using phase locked loop (PLL) is disclosed. A reference voltage unit generates a reference voltage. A phase detector detects a phase difference between an FM signal and another frequency signal. A low-pass filter receives the output signal from the phase detector, and outputs a detected signal by passing only low frequency signals. A DC component detector receives the output signal from the low-pass filter, and detects a DC component. A voltage controlled amplifier receives the reference voltage and the voltage output from the DC component detector, and outputs a constant level voltage by controlling a gain based upon the difference between the two received voltages.

Inventors

  • 👤 Yang-gyun Kim
  • 👤 Jeong-in Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 19:52
CPC Classifications
H; H03; H03L; H03L7/00; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3052; H03D; H03D3/00; H03D3/02; H03D3/24; H03D3/241; H03D3/244

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 121 words
An FM detecting circuit using a phase locked loop, said circuit comprising: a reference voltage unit for generating a reference voltage; a phase detector for sensing a phase difference between a frequency-modulated signal and a signal from voltage controlled oscillator and generates an error signal; a low-pass filter which receives said error signal and filters high frequency signals therefrom to obtain a filtered signal; a DC component detector for obtaining a DC component voltage from said filtered signal; and a voltage controlled amplifier which receives said reference voltage, said DC component voltage and said filtered signal and amplifies said filtered signal, controlling a gain of said filtered signal based upon a difference between said reference voltage and said DC component voltage.
Claim 2
Dependent Claim 121 words
An FM detecting circuit using a phase locked loop, said circuit comprising: a reference voltage unit for generating a reference voltage; a phase detector for sensing a phase difference between a frequency-modulated signal and a signal from voltage controlled oscillator and generates an error signal; a low-pass filter which receives said error signal and filters high frequency signals therefrom to obtain a filtered signal; a DC component detector for obtaining a DC component voltage from said filtered signal; and a voltage controlled amplifier which receives said reference voltage, said DC component voltage and said filtered signal and amplifies said filtered signal, controlling a gain of said filtered signal based upon a difference between said reference voltage and said DC component voltage.
Claim 3
Dependent Claim 15 words
The circuit according to claim 1, wherein said DC component detector includes another low-pass filter.
Claim 4
Dependent Claim 46 words
The circuit according to claim 1, wherein said voltage controlled amplifier comprises means for setting said gain to a value proportional to the amount of said difference between said reference voltage and DC component voltage, said gain being set to unity when said difference is zero.
Claim 5
Dependent Claim 46 words
The circuit according to claim 2, wherein said voltage controlled amplifier comprises means for setting said gain to a value proportional to the amount of said difference between said reference voltage and DC component voltage, said gain being set to unity when said difference is zero.
Claim 6
Dependent Claim 70 words
The circuit according to claim 1, wherein said gain is controlled to increase a signal level input to said voltage controlled amplifier by an amount proportional to said difference when said reference voltage is larger than said DC component voltage, and to decrease a signal level input to said voltage controlled amplifier by an amount proportional to said difference when said reference voltage is smaller than said DC component voltage.
Claim 7
Dependent Claim 111 words
An FM detecting circuit using a phase-locked loop, said circuit comprising: a phase detector for comparing a phase of an input FM signal to a reference signal and generating an error signal; a low-pass filter for filtering said error signal and producing an output signal; an oscillator having an input which receives output signal and generates said reference signal based upon said output signal; a variable controlled amplifier for receiving and amplifying said output signal to obtain a gain compensated output signal, said variable controlled amplifier controlling a gain applied to said output signal as a function of a level of a DC component of the output of said low-pass filter.
Claim 8
Dependent Claim 111 words
An FM detecting circuit using a phase-locked loop, said circuit comprising: a phase detector for comparing a phase of an input FM signal to a reference signal and generating an error signal; a low-pass filter for filtering said error signal and producing an output signal; an oscillator having an input which receives output signal and generates said reference signal based upon said output signal; a variable controlled amplifier for receiving and amplifying said output signal to obtain a gain compensated output signal, said variable controlled amplifier controlling a gain applied to said output signal as a function of a level of a DC component of the output of said low-pass filter.
Claim 9
Dependent Claim 30 words
The circuit according to claim 6, wherein said gain increases when the level of said DC component decreases, and said gain decreases when the level of said DC component increases.

References Cited (Backward Citations)

US4096360A Cited
US4107624A Cited
US4463317A Cited
US4479091A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-14 2000-10-14 2001-04-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-14 2004-10-14 2005-04-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-14 2008-10-14 2009-04-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag