US5619666A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for translating non-native instructions to native instructions and combining them into a final bucket for processing on a host processor
Assignee: S MOS Systems Inc
•
Filing: 1995-06-02
•
Granted: 1997-04-08
•
Expires: 2015-06-02
Abstract
Abstract A system and method for extracting complex, variable length computer instructions from a stream of complex instructions each subdivided into a variable number of instructions bytes, and aligning instruction bytes of individual ones of the complex instructions. The system receives a portion of the stream of complex instructions and extracts a first set of instruction bytes starting with the first instruction bytes, using an extract shifter. The set of instruction bytes are then passed to an align latch where they are aligned and output to a next instruction detector. The next instruction detector determines the end of the first instruction based on said set of instruction bytes. An extract shifter is used to extract and provide the next set of instruction bytes to an align shifter which aligns and outputs the next instruction. The process is then repeated for the remaining instruction bytes in the stream of complex instructions. The isolated complex instructions are decoded into nano-instructions which are processed by a RISC processor core.
Inventors
- 👤 Brett Coon
- 👤 Yoshiyuki Miyayama
- 👤 Le Trong Nguyen
- 👤 Johannes Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 16:09
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/30098; G06F9/30101; G06F9/30145; G06F9/30149; G06F9/30152; G06F9/3016; G06F9/30163; G06F9/30167; G06F9/3017; G06F9/30174; G06F9/30181; G06F9/30185; G06F9/3802; G06F9/3816; G06F9/3818; G06F9/382; G06F9/3836; G06F9/3853; B; B82; B82Y; B82Y10/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
166 words
A computer system, comprising: a processor; a memory; and a bus connecting said processor and said memory, wherein said processor can translate a stream of non-native instructions to native instructions, said processor further comprising: (a) means for receiving the stream of non-native instructions from said memory via said bus; (b) means for translating the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (c) means for storing at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (d) means for combining a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 2
Dependent Claim
166 words
A computer system, comprising: a processor; a memory; and a bus connecting said processor and said memory, wherein said processor can translate a stream of non-native instructions to native instructions, said processor further comprising: (a) means for receiving the stream of non-native instructions from said memory via said bus; (b) means for translating the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (c) means for storing at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (d) means for combining a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 3
Dependent Claim
23 words
The processor according to claim 1, wherein said at least two intermediate buckets can store up to four native instructions at a time.
Claim 4
Dependent Claim
17 words
The processor according to claim 1, wherein said predetermined number of native instructions is four native instructions.
Claim 5
Dependent Claim
18 words
The processor according to claim 1, wherein the stream of non-native instructions comprises at least two non-native instructions.
Claim 6
Independent Claim
137 words
A system for translating a stream of non-native instructions for processing on a host processor, comprising: (1) an instruction translator to convert the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (2) a latch to store at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (3) a selector to combine a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 7
Independent Claim
137 words
A system for translating a stream of non-native instructions for processing on a host processor, comprising: (1) an instruction translator to convert the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (2) a latch to store at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (3) a selector to combine a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 8
Dependent Claim
23 words
The system according to claim 5, wherein said at least two intermediate buckets can store up to four native instructions at a time.
Claim 9
Dependent Claim
17 words
The system according to claim 5, wherein said predetermined number of native instructions is four native instructions.
Claim 10
Dependent Claim
18 words
The system according to claim 5, wherein the stream of non-native instructions comprises at least two non-native instructions.
Claim 11
Dependent Claim
130 words
A processor for translating a stream of non-native instructions to native instructions, comprising: (a) means for converting the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (b) means for storing at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (c) means for combining a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 12
Dependent Claim
130 words
A processor for translating a stream of non-native instructions to native instructions, comprising: (a) means for converting the stream of non-native instructions into native instructions, wherein non-native instructions are converted into less than a predetermined number of native instructions; (b) means for storing at least two groups of said native instructions in at least two intermediate buckets, wherein said at least two intermediate buckets can store up to said predetermined number of native instructions; and (c) means for combining a subset of said at least two groups of said native instructions into a final bucket, so as to allow issuing of said subset of said native instructions of said final bucket on the host processor, wherein said final bucket has a maximum capacity of said predetermined number of native instructions.
Claim 13
Dependent Claim
23 words
The processor according to claim 9, wherein said at least two intermediate buckets can store up to four native instructions at a time.
Claim 14
Dependent Claim
17 words
The processor according to claim 9, wherein said predetermined number of native instructions is four native instructions.
Claim 15
Dependent Claim
18 words
The processor according to claim 9, wherein the stream of non-native instructions comprises at least two non-native instructions.
References Cited (Backward Citations)
US3916388A
Cited
US4084235A
Cited
US4189768A
Cited
US4189772A
Cited
US4236206A
Cited
US4317170A
Cited
US4454578A
Cited
US4456955A
Cited
US4654781A
Cited
US4514803A
Cited
US4587612A
Cited
US4569016A
Cited
EP0170398A2
Cited
US4739471A
Cited
US4771376A
Cited
US5133072A
Cited
EP0272198A2
Cited
US4992934A
Cited
US4814976A
Cited
US4814976C1
Cited
US4992931A
Cited
EP0461257A1
Cited
EP0380854A2
Cited
US5148528A
Cited
GB2230116A
Cited
US5193206A
Cited
US5168571A
Cited
EP0473420A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-07 | 2000-10-07 | 2001-04-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-07 | 2004-10-07 | 2005-04-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-07 | 2008-10-07 | 2009-04-08 | $7700.00 | Window Closed / Lapsed |