Patent US1838932A successfully refreshed from Google Patents.
Patent US2192487A successfully refreshed from Google Patents.
Patent US5619661A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5619661A Expired / Lapsed US ⏱️ 0.0 years remaining

Dynamic arbitration system and method

Assignee: ST Ericsson SA
•
Filing: 1995-06-05
•
Granted: 1997-04-08
•
Expires: 2015-06-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dynamic arbitration system for controlling the data transfer between primary and secondary buses in a personal computer has master and target components on both buses. Primary and secondary bus arbiters are included in a bridge circuit, and initially operate independently of one another in a concurrent arbitration mode of operation. This avoids primary bus interruption for secondary-to-secondary transfers and optimizes the primary bus bandwidth. Whenever a secondary-to-primary bus data transfer cycle is detected, the bridge circuit switches the primary and secondary bus arbiters to an interlocked mode of operation. The interlocked arbitration mode of operation is maintained until the next secondary-to-secondary cycle is detected; whereupon the bridge circuit causes the primary and secondary bus arbiters to be switched back to the concurrent arbitration mode of operation.

Inventors

  • 👤 Michael R. Crews
  • 👤 Nicholas J. Richardson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 11:44
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/362; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/4031

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 173 words
A dynamic arbitration system for controlling data transfer between primary and secondary buses in a computer including in combination: a primary bus having master and target components connected to it; a secondary bus having master and target components connected to it; a bridge controller having primary and secondary arbitration circuit members therein; and detection logic in said bridge controller responsive to data transfer requests from said primary bus and from said secondary bus, said detection logic coupled with said primary and secondary arbitration circuit members to cause said primary and secondary arbitration circuit members normally to function independently in a concurrent arbitration mode and to cause said primary and secondary arbitration circuit members to switch to interlock arbitration in response to secondary-to-primary bus data transfer requests; and wherein said detection logic causes said primary and secondary arbitration members to switch back to said concurrent arbitration mode from interlocked arbitration in response to secondary-to secondary bus data transfer requests when said primary and secondary arbitration circuit members are operating in said interlocked arbitration mode.
Claim 2
Dependent Claim 173 words
A dynamic arbitration system for controlling data transfer between primary and secondary buses in a computer including in combination: a primary bus having master and target components connected to it; a secondary bus having master and target components connected to it; a bridge controller having primary and secondary arbitration circuit members therein; and detection logic in said bridge controller responsive to data transfer requests from said primary bus and from said secondary bus, said detection logic coupled with said primary and secondary arbitration circuit members to cause said primary and secondary arbitration circuit members normally to function independently in a concurrent arbitration mode and to cause said primary and secondary arbitration circuit members to switch to interlock arbitration in response to secondary-to-primary bus data transfer requests; and wherein said detection logic causes said primary and secondary arbitration members to switch back to said concurrent arbitration mode from interlocked arbitration in response to secondary-to secondary bus data transfer requests when said primary and secondary arbitration circuit members are operating in said interlocked arbitration mode.
Claim 3
Dependent Claim 13 words
The combination according to claim 1 wherein said computer is a personal computer.
Claim 4
Independent Claim 91 words
A method for effecting dynamic arbitration in the transfer of data between primary and secondary buses in a personal computer including the steps of: providing primary and secondary bus arbiters, respectively, for said primary and secondary buses; causing said primary and secondary bus arbiters normally to work independently in a concurrent arbitration mode to avoid primary bus interruption for secondary-to-secondary data transfers; detecting secondary-to-secondary data transfer requests and secondary-to-primary data transfer requests; causing said primary and secondary bus arbiters to switch to interlocked arbitration upon detection of secondary-to-primary data transfer requests.
Claim 5
Independent Claim 91 words
A method for effecting dynamic arbitration in the transfer of data between primary and secondary buses in a personal computer including the steps of: providing primary and secondary bus arbiters, respectively, for said primary and secondary buses; causing said primary and secondary bus arbiters normally to work independently in a concurrent arbitration mode to avoid primary bus interruption for secondary-to-secondary data transfers; detecting secondary-to-secondary data transfer requests and secondary-to-primary data transfer requests; causing said primary and secondary bus arbiters to switch to interlocked arbitration upon detection of secondary-to-primary data transfer requests.
Claim 6
Dependent Claim 48 words
The method according to claim 3 further including the step of detecting secondary-to-secondary data transfer requests when said primary and secondary bus arbiters are operating in an interlocked arbitration mode to switch operation of said primary and secondary bus arbiters back to independent concurrent arbitration mode of operation.
Claim 7
Dependent Claim 24 words
The method according to claim 4 further including the step of disabling further secondary-to-secondary data transfer requests in response to a secondary-to-primary transfer request.
Claim 8
Dependent Claim 32 words
The method according to claim 5 further including the step of disabling primary-to-primary data transfer requests whenever said first and second bus arbiters are operated in said interlocked arbitration mode of operation.
Claim 9
Dependent Claim 24 words
The method according to claim 3 further including the step of disabling further secondary-to-secondary data transfer requests in response to a secondary-to-primary transfer request.
Claim 10
Dependent Claim 32 words
The method according to claim 3 further including the step of disabling primary-to-primary data transfer requests whenever said first and second bus arbiters are operated in said interlocked arbitration mode of operation.

References Cited (Backward Citations)

US5396602A Cited
US5546546A Cited
US5517650A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-07 2000-10-07 2001-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-07 2004-10-07 2005-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-07 2008-10-07 2009-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag