Huffman code decoding circuit

Claim 2

A Huffman code decoding circuit comprising: leading bit position determination means for determining a leading bit position of a Huffman code to be taken out of a Huffman code data sequence to take in a given number of bits starting at said determined leading bit position of said Huffman code data sequence; first decoding information storage means for inputting a first data sequence composed of a predetermined number of bits starting with the leading bit of said Huffman code data sequence output from said leading bit position determination means to output a first decoded word and a first code length corresponding to said first data sequence applied as an address; a plurality of 2nd to n-th decoding information storage means for respectively inputting 2nd to n-th data sequences each composed of a predetermined number of bits starting at a different bit position different of said Huffman code data sequence output from said leading bit position determination means to output a decoded word and a code length corresponding to the 2nd to n-th data sequences applied as addresses; and selection means for selecting one of the outputs of said 2nd to n-th decoding information storage means in response to the first code length output by said first decoding information storage means as a select signal to output a second decoded word and a second code length; wherein said second code length output from said selection means is supplied to said leading bit position determination means and said leading bit position determination means determines a leading bit position of a Huffman code data sequence to be taken in based on said second code length.

Claim 3

The Huffman code decoding circuit as set forth in claim 1, wherein said 2nd to n-th decoding information storage means store a sum of a code length of the second decoded word and said first code length as said second code length.

Claim 4

The Huffman code decoding circuit as set forth in claim 1, wherein said 1st to n-th data sequences input to said 1st to n-th decoding information storage means are of the same number of bits.

Claim 5

The Huffman code decoding circuit as set forth in claim 1, wherein said 2nd to n-th decoding information storage means for outputting the second decoded word and the second code length respectively receive inputs of said 2nd to n-th data sequences whose leading bit corresponds to a bit position shifted bit by bit in said Huffman code data sequence output from said leading bit position determination means.

Claim 6

The Huffman code decoding circuit as set forth in claim 1, wherein said 1st to n-th data sequences input to said 1st to n-th decoding information storage means are of the same number of bits, and said 2nd to n-th decoding information storage means for outputting the second decoded word and the second code length respectively receive inputs of said 2nd to n-th data sequences whose leading bit corresponds to a bit position shifted bit by bit from the leading bit position of said Huffman code data sequence output from said leading bit position determination means.

Claim 7

The Huffman code decoding circuit as set forth in claim 1, wherein said 1st to n-th data sequences input to said 1st to n-th decoding information storage means are of the same number of bits, and said 2nd to n-th decoding information storage means for outputting the second decoded word and the second code length respectively receive inputs of said 2nd to n-th data sequences whose leading bit corresponds to a bit position shifted bit by bit from a bit position shifted by a minimum code length of said Huffman code from the leading bit of said Huffman code data sequence output from said leading bit position determination means.

Claim 8

A Huffman code decoding circuit comprising: leading bit position determination means for determining a leading bit position of a Huffman code to be taken out of a Human code data sequence to take in a given number of bits starting at said determined leading bit position of said Huffman code data sequence; first decoding information storage means for inputting said Huffman code data sequence output from said leading bit position determination means as a first data sequence to output a first decoded word and a first code length corresponding to said first data sequence applied as an address; a plurality of 2nd to n-th decoding information storage means for respectively inputting 2nd to n-th data sequences each composed of a predetermined number of bits starting at a different bit position of said Huffman code data sequence output from said leading bit position determination means to output a decoded word and a code length corresponding to the 2nd to n-th data sequences applied as addresses; and selection means for selecting one of the outputs of said 2nd to n-th decoding information storage means in response to the first code length output by said first decoding information storage means as a select signal to output a second decoded word and a second code length, wherein said second code length output from said selection means is supplied to said leading bit position determination means and said leading bit position determination means determines a leading bit position of a Huffman code data sequence to be taken in based on said second code length, and when receiving an input of a data sequence other than those corresponding to decoded words, said 2nd to n-th decoding information storage means output the same code length as the first code length output from said first decoding information storage means as a second code length while outputting a control signal indicating whether said second decoded word is valid or invalid.

Claim 9

A Huffman code decoding circuit comprising: leading bit position determination means for determining a leading bit position of a Huffman code to be taken out of a Human code data sequence to take in a given number of bits starting at said determined leading bit position of said Huffman code data sequence; first decoding information storage means for inputting said Huffman code data sequence output from said leading bit position determination means as a first data sequence to output a first decoded word and a first code length corresponding to said first data sequence applied as an address; a plurality of 2nd to n-th decoding information storage means for respectively inputting 2nd to n-th data sequences each composed of a predetermined number of bits starting at a different bit position of said Huffman code data sequence output from said leading bit position determination means to output a decoded word and a code length corresponding to the 2nd to n-th data sequences applied as addresses; and selection means for selecting one of the outputs of said 2nd to n-th decoding information storage means in response to the first code length output by said first decoding information storage means as a select signal to output a second decoded word and a second code length, wherein said second code length output from said selection means is supplied to said leading bit position determination means and said leading bit position determination means determines a leading bit position of a Huffman code data sequence to be taken in based on said second code length, and when receiving an input of a data sequence other than those corresponding to decoded words, said 2nd to n-th decoding information storage means output the same code length as the first code length output from said first decoding information storage means as a second code length while outputting a control signal indicating whether said second decoded word is valid or invalid.

Claim 10

The Huffman code decoding circuit as set forth in claim 7, wherein when a second decoded word corresponding to said 2nd to n-th data sequences exists, said 2nd to n-th decoding information storage means store a sum of a code length of the second decoded word and said first code length as said second code length.

Claim 11

The Huffman code decoding circuit as set forth in claim 7, wherein when said 2nd to n-th data sequences are a part of a Huffman code corresponding to a decoded word, said 2nd to n-th decoding information storage means output a control signal indicative of invalidity of the decoded word while outputting said first code length as said second code length.

Claim 12

The Huffman code decoding circuit as set forth in claim 7, wherein said 2nd to n-th decoding information storage means for outputting the second decoded word and the second code length respectively receive inputs of said 2nd to n-th data sequences whose leading bit corresponds to a bit position shifted bit by bit from the leading bit of said first data sequence output from said leading bit position determination means, and said 1st to n-th data sequences input to said 1st to n-th decoding information storage means are of the number of bits decremented bit by bit.

Claim 13

The Huffman code decoding circuit as set forth in claim 7, further comprising output means for inputting said second decoded word and said control signal output from said selection means to output said second decoded word when said control signal indicates validity and inhibit the output of said second decoded word when said control signal indicates invalidity.

Claim 14

The Huffman code decoding circuit as set forth in claim 7, wherein said 2nd to n-th decoding information storage means for outputting the second decoded word and the second code length respectively receive inputs of said 2nd to n-th data sequences whose leading bit corresponds to a bit position shifted bit by bit from a bit position shifted by a minimum code length of said Huffman code from the leading bit of said first data sequence output from said leading bit position determination means, and said 1st to n-th data sequences input to said 1st to n-th decoding information storage means are of the number of bits decremented bit by bit.