← Back to Patent Explorer
US5613129A Expired / Lapsed US ⏱️ 0.0 years remaining

Adaptive mechanism for efficient interrupt processing

Assignee: Enterasys Networks Inc
•
Filing: 1994-05-02
•
Granted: 1997-03-18
•
Expires: 2014-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Postponing the interrupt for an I/O event can increase system throughput by amortizing the cost of the interrupt service routine over multiple I/O events. In current systems that provide interrupt postponement, the time parameter is fixed. Fixed values can lead to parameter configuration errors, excessive characterization work to generate parameter values, and a failure to automatically re-configure to system changes or to external load changes. The proposed mechanism measures actual system experience and eliminates the parameter configuration effort by filtering its own experience to derive a target value for interrupt postponement. A current postponement value with the potentially greater variance than the target is used to rapidly respond to abrupt change in offered load. The invention also benefits tasks with real-time deadlines to provide correct system operation.

Inventors

  • 👤 Robert J. Walsh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:53
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 62 words
An apparatus for adaptively processing interrupts, comprising: a memory for storing a delay value for interrupt processing and for storing a target value; means for determining system idle time; means for comparing said delay value and said target value; and, means for altering said delay value in response to said comparing and in response to said means for determining system idle time.
Claim 2
Independent Claim 62 words
An apparatus for adaptively processing interrupts, comprising: a memory for storing a delay value for interrupt processing and for storing a target value; means for determining system idle time; means for comparing said delay value and said target value; and, means for altering said delay value in response to said comparing and in response to said means for determining system idle time.
Claim 3
Independent Claim 38 words
A method for adaptively processing interrupts, comprising the steps of: determining system idle time; comparing a delay value for interrupt delay to a target value; and, altering said delay value in response to said comparing and said determining.
Claim 4
Independent Claim 38 words
A method for adaptively processing interrupts, comprising the steps of: determining system idle time; comparing a delay value for interrupt delay to a target value; and, altering said delay value in response to said comparing and said determining.
Claim 5
Dependent Claim 24 words
The apparatus of claim 1 where said means for determining system idle time comprises: means for measuring idle time during a predetermined time unit.
Claim 6
Dependent Claim 25 words
The apparatus of claim 1 further comprising: a counter responsive to a received interrupt, said counter counting a delay interval equal to said delay value.
Claim 7
Dependent Claim 21 words
The apparatus of claim 1 further comprising: means for signaling that a delay interval equal to said delay value is passed.
Claim 8
Dependent Claim 19 words
The apparatus of claim 1 further comprising: means for adjusting said target value in response to said delay value.
Claim 9
Dependent Claim 21 words
The method of claim 2 wherein said determining system idle time comprises determining system idle time in a predetermined time unit.
Claim 10
Dependent Claim 17 words
The method of claim 2 further comprising: adjusting said target value in response to said delay value.
Claim 11
Independent Claim 70 words
An apparatus for adaptively processing interrupts, comprising: a memory for storing a delay value for interrupt processing and for storing a target value; means for determining system idle time; means for comparing said delay value and said target value; and, means for altering said delay value in response to said comparing and in response to said means for determining system idle time without altering a priority level of said interrupts.
Claim 12
Independent Claim 70 words
An apparatus for adaptively processing interrupts, comprising: a memory for storing a delay value for interrupt processing and for storing a target value; means for determining system idle time; means for comparing said delay value and said target value; and, means for altering said delay value in response to said comparing and in response to said means for determining system idle time without altering a priority level of said interrupts.
Claim 13
Independent Claim 46 words
A method for adaptively processing interrupts, comprising the steps of: determining system idle time; comparing a delay value for interrupt delay to a target value; and, altering said delay value in response to said comparing and said determining without altering a priority level of said interrupts.
Claim 14
Independent Claim 46 words
A method for adaptively processing interrupts, comprising the steps of: determining system idle time; comparing a delay value for interrupt delay to a target value; and, altering said delay value in response to said comparing and said determining without altering a priority level of said interrupts.

References Cited (Backward Citations)

US4758950A Cited
US4994960A Cited
US5038281A Cited
US5134706A Cited
US5249269A Cited
US5325536A Cited
US5125093A Cited
US5389952A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-03-17 2000-09-16 2001-03-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-03-17 2004-09-16 2005-03-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-03-17 2008-09-16 2009-03-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag