Patent US5608876A successfully refreshed from Google Patents.
US5608876A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Add-in board with enable-disable expansion ROM for PCI bus computers
Assignee: International Business Machines Corp
•
Filing: 1995-05-22
•
Granted: 1997-03-04
•
Expires: 2015-05-22
Abstract
Abstract An adapter or add-in card for use in a peripheral component interconnect (PCI) computer includes a universal module which couples the card to the PCI bus. The module includes a set of selectively programmable configuration registers which are loaded by a microprocessor on the adapter. A circuit arrangement on the module issues a command which inhibits the PCI processor from accessing the configuration registers until fully loaded. Another circuit arrangement presents the Expansion ROM base address register as a `read/write` register or a read only register with all bits set to logical "0 " to the PCI computer. If the Expansion ROM base address register is presented as a read only register with all bits set to "0 ", the PCI computer concludes that no Expansion ROM exists on the add-in card, and its contents are not shadowed into the memory of the PCI computer. This disabling of the Expansion ROM causes memory space to be conserved in the computer. If the Expansion ROM is presented as a read/write register with non-zero values, the PCI computer concludes that an Expansion ROM exists and "shadows" its contents into the memory of the PCI computer.
Inventors
- 👤 Ariel Cohen
- 👤 William G. Holland
- 👤 Joseph F. Logan
- 👤 Avi Parash
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:44
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0684; G06F13/00; G06F13/14; G06F13/36
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
205 words
An add-in board for using in a PCI computer system comprising: a first bus; a subassembly task generator means, coupled to the first bus, for performing predetermined functions to accomplish a desired task; a non-volatile storage coupled to the first bus, said non-volatile storage containing an Expansion ROM for storing code to be executed by a processor not connected to the first bus; an on-board microprocessor coupled to the first bus, said on-board microprocessor configuring the add-in board to allow the processor not connected to the first bus access or no access to the Expansion ROM; a PCI bus interface chip for interconnecting to the first bus and a second bus, said PCI bus interface chip including at least one control register with at least one bit to be activated by the on-board microprocessor; a PCI Expansion ROM base address register accessible by the processor not connected to the first bus; and a logic means being responsive to the logical state of the at least one bit for allowing a predetermined bit pattern to be outputted from the PCI Expansion ROM base address register wherein the predetermined bit pattern is an indication of no Expansion ROM to the processor not connected to the first bus.
Claim 2
Dependent Claim
205 words
An add-in board for using in a PCI computer system comprising: a first bus; a subassembly task generator means, coupled to the first bus, for performing predetermined functions to accomplish a desired task; a non-volatile storage coupled to the first bus, said non-volatile storage containing an Expansion ROM for storing code to be executed by a processor not connected to the first bus; an on-board microprocessor coupled to the first bus, said on-board microprocessor configuring the add-in board to allow the processor not connected to the first bus access or no access to the Expansion ROM; a PCI bus interface chip for interconnecting to the first bus and a second bus, said PCI bus interface chip including at least one control register with at least one bit to be activated by the on-board microprocessor; a PCI Expansion ROM base address register accessible by the processor not connected to the first bus; and a logic means being responsive to the logical state of the at least one bit for allowing a predetermined bit pattern to be outputted from the PCI Expansion ROM base address register wherein the predetermined bit pattern is an indication of no Expansion ROM to the processor not connected to the first bus.
Claim 3
Dependent Claim
25 words
The add-in board of claim 1 wherein the processor not connected to the first bus is a PCI processor located in the PCI computer system.
Claim 4
Dependent Claim
33 words
The add-in board of claim 1 or 2 wherein the sub-assembly task generator means performs predetermined functions to accomplish desired tasks of a communication controller which attaches said PCI system to a LAN.
Claim 5
Dependent Claim
16 words
The add-in board of claim 3 wherein the LAN includes ethernet, token ring, FDDI or ATM.
Claim 6
Dependent Claim
25 words
The add-in board of claim 1 or 2 wherein the sub-assembly task generator means performs predetermined functions to accomplish desired tasks of a device controller.
Claim 7
Dependent Claim
19 words
The add-in board of claim 5 wherein the device controller controls display, multimedia subsystem, disk, subassembly or co-processor subsystems.
Claim 8
Dependent Claim
21 words
The add-in board of claim 1 wherein the Expansion ROM occupies from 2k bytes to 16k bytes of the non-volatile storage.
Claim 9
Dependent Claim
14 words
The add-in board of claim 1 wherein the second bus includes a PCI bus.
Claim 10
Dependent Claim
15 words
The add-in board of claim 1 wherein the logic means includes a logical OR circuit.
Claim 11
Dependent Claim
56 words
The add-in board of claim 9 further including a multiplexor circuit means (MUX) having an input coupled to PCI Expansion ROM base address register; a means for providing the predetermined bit pattern connected to another input of the MUX; and a PCI address/data MUX/DEMUX interconnecting the output of said multiplexor circuit means to the PCI bus.
Claim 12
Dependent Claim
71 words
The add-in board of claim 10 further including an Expansion ROM decode logic means coupled to the output of the multiplexor circuit means and the PCI address/data MUX/DEMUX, said Expansion ROM decode logic means monitoring the multiplexor circuit means and PCI address/data MUX/DEMUX and if an address in said multiplexor circuit means matches an address outputted from said PCI address/data MUX/DEMUX, executes a read or write of the PCI Expansion ROM.
Claim 13
Dependent Claim
15 words
The add-in board of claim 9 wherein the predetermined bit pattern includes all logical 0s.
Claim 14
Dependent Claim
26 words
The add-in board of claim 10 further including a conductor means interconnecting a pin on the add-in board and an input to the OR logic circuit.
Claim 15
Dependent Claim
203 words
An interface subsystem for coupling an add-in board to the PCI bus of a PCI computer comprising: at least one control register with at least one bit to be set to a first state if an Expansion ROM on said add-in board is to be disabled; a register means for receiving and storing a first predetermined bit pattern generated by the PCI computer, with said first predetermined bit pattern indicating the availability of the Expansion ROM; a means for generating a second predetermined bit pattern, indicating the Expansion ROM is not available; a selection circuit means for selecting the first predetermined bit pattern or the second predetermined bit pattern in response to the state of a control signal; and a logical means for monitoring the state of said at least one bit, and if said at least one bit is set to a first predetermined state, setting the control signal to a first electrical state wherein the selection circuit means selects the second predetermined bit pattern and forwards said second predetermined bit pattern to the PCI computer which examines the second predetermined bit pattern, and if set to a first predetermined value, indicates the presence of no Expansion ROM on said add-in board.
Claim 16
Dependent Claim
203 words
An interface subsystem for coupling an add-in board to the PCI bus of a PCI computer comprising: at least one control register with at least one bit to be set to a first state if an Expansion ROM on said add-in board is to be disabled; a register means for receiving and storing a first predetermined bit pattern generated by the PCI computer, with said first predetermined bit pattern indicating the availability of the Expansion ROM; a means for generating a second predetermined bit pattern, indicating the Expansion ROM is not available; a selection circuit means for selecting the first predetermined bit pattern or the second predetermined bit pattern in response to the state of a control signal; and a logical means for monitoring the state of said at least one bit, and if said at least one bit is set to a first predetermined state, setting the control signal to a first electrical state wherein the selection circuit means selects the second predetermined bit pattern and forwards said second predetermined bit pattern to the PCI computer which examines the second predetermined bit pattern, and if set to a first predetermined value, indicates the presence of no Expansion ROM on said add-in board.
Claim 17
Dependent Claim
15 words
The interface subsystem of claim 14 wherein the first predetermined state includes a logical "1".
Claim 18
Dependent Claim
14 words
The interface subsystem of claim 15 wherein the first predetermined value includes logical "0s".
Claim 19
Dependent Claim
75 words
The interface subsystem of claim 14 further including if the at least one bit is set to a second predetermined state, setting the control signal to a second electrical state wherein the selection circuit means selects the first bit pattern and forwards said first bit pattern to the PCI computer which examines the first bit pattern and if set to a second predetermined value, indicates the presence of an Expansion ROM on said add-in board.
Claim 20
Dependent Claim
14 words
The interface subsystem of claim 17 wherein the second predetermined value includes logical "1s".
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-03 | 2000-09-02 | 2001-03-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-03 | 2004-09-02 | 2005-03-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-03 | 2008-09-02 | 2009-03-04 | $7700.00 | Window Closed / Lapsed |