← Back to Patent Explorer
US5606196A Expired / Lapsed US ⏱️ 0.0 years remaining

High-frequency, high-density semiconductor chip package with screening bonding wires

Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-12-29
•
Granted: 1997-02-25
•
Expires: 2015-12-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device package including a semiconductor chip formed with a plurality of bonding pads including at least two multiple-bonding pads to which identical signals are transmitted; a substrate provided with a chip-support and a plurality of conductors for electrically connecting the chip to external devices; a plurality of bonding wires for electrically connecting said bonding pads to the conductors including multiple-bonding wires for electrically connecting the multiple-bonding pads to corresponding conductors; and a current looper for screening magnetic fields generated from the bonding wires so that the magnetic fields cannot interfere each other, the current looper being located between the multiple-bonding wires and bonded to the substrate at both ends.

Inventors

  • 👤 Hai Y. Lee
  • 👤 Kyung S. Lee
  • 👤 Chan M. Han

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 14:45
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10W74/00; H10W42/00; H10W42/20; H10W42/261; H10W42/265; H10W44/00; H10W44/20; H10W72/071; H10W72/075; H10W44/203; H10W44/206; H10W72/07551; H10W72/07552; H10W72/30; H10W72/351; H10W72/353; H10W72/354; H10W72/50; H10W72/521; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5445; H10W72/547; H10W72/5475; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/874; H10W72/884; H10W72/931; H10W72/932; H10W72/934; H10W72/951; H10W90/00; H10W90/701; H10W90/751; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 119 words
A semiconductor device package comprising: a semiconductor chip formed with a plurality of bonding pads, including at least two bonding pads to which signals are transmitted; a substrate provided with a chip-supporting means and a plurality of conductive means for electrically connecting the chip to external devices; a plurality of bonding wires for electrically connecting said bonding pads to said conductive means, including bonding wires for electrically connecting said bonding pads to corresponding ones of said conductive means; and a current looping means for screening magnetic fields generated from said bonding wires so that the magnetic fields cannot interfere each other, said current looping means being located between said bonding wires and bonded to said substrate at both ends.
Claim 2
Dependent Claim 119 words
A semiconductor device package comprising: a semiconductor chip formed with a plurality of bonding pads, including at least two bonding pads to which signals are transmitted; a substrate provided with a chip-supporting means and a plurality of conductive means for electrically connecting the chip to external devices; a plurality of bonding wires for electrically connecting said bonding pads to said conductive means, including bonding wires for electrically connecting said bonding pads to corresponding ones of said conductive means; and a current looping means for screening magnetic fields generated from said bonding wires so that the magnetic fields cannot interfere each other, said current looping means being located between said bonding wires and bonded to said substrate at both ends.
Claim 3
Dependent Claim 29 words
The semiconductor device package of claim 1, wherein: each said current looping means is a screening bonding wire made from a same material as that of said bonding wires.
Claim 4
Dependent Claim 25 words
The semiconductor device package of claim 2, wherein the height and shape of said screening wire are substantially identical to those of said bonding wires.
Claim 5
Dependent Claim 32 words
The semiconductor device package of claim 1, wherein: said substrate is a lead frame, said chip-supporting means is a die pad, and said conductive means is a lead of the lead frame.
Claim 6
Dependent Claim 31 words
The semiconductor device package of claim 4, wherein: said current looping means is bonded to an upper surface of said die pad at both ends and said die pad is grounded.
Claim 7
Dependent Claim 38 words
The semiconductor device package of claim 5, wherein: said current looping means is a screening bonding wire made from a same material as that of said bonding wire, and is ball-bonded to said die pad at both ends.
Claim 8
Dependent Claim 20 words
The semiconductor device package of claim 6, wherein: said bonding wires are wedge-bonded to said leads of said lead frame.
Claim 9
Dependent Claim 25 words
The semiconductor device package of claim 4, wherein: the height and shape of said screening wire are substantially identical to those of said bonding wires.
Claim 10
Dependent Claim 37 words
The semiconductor device package of claim 1, wherein: said substrate is a printed circuit board which comprised of pads to which said bonding wires are bonded and a chip-mounting area onto which the semiconductor chip is attached.
Claim 11
Dependent Claim 44 words
The semiconductor device package of claim 9, wherein: said current looping means is bonded to an area surrounding said chip-mounting area at both ends and said both ends are electrically connected to each other by a metal layer formed onto the printed circuit board.
Claim 12
Dependent Claim 38 words
The semiconductor device package of claim 10, wherein: said current looping means is a screening bonding wire made from a same material as that of said bonding wire, and is ball-bonded to said die pad at both ends.
Claim 13
Dependent Claim 25 words
The semiconductor device package of claim 11, wherein: the height and shape of said screening wire are substantially identical to those of said bonding wires.
Claim 14
Dependent Claim 16 words
The semiconductor device package of claim 1 including: at least two of said current looping means.
Claim 15
Dependent Claim 17 words
The semiconductor device package of claim 4, including: at least comprises two of said current looping means.
Claim 16
Dependent Claim 16 words
The semiconductor device package of claim 9 including: at least two of said current looping means.
Claim 17
Dependent Claim 25 words
The semiconductor device package of claim 1, which further comprises: a current looping means provided between one said bonding wire and another said bonding wire.
Claim 18
Dependent Claim 25 words
The semiconductor device package of claim 4, which further comprises: a current looping means provided between one said bonding wire and another said bonding wire.
Claim 19
Dependent Claim 25 words
The semiconductor device package of claim 9, which further comprises: a current looping means provided between one said bonding wire and another said bonding wire.
Claim 20
Dependent Claim 26 words
The semiconductor device package of claim 4, wherein: said lead frame is made from a copper alloy, and said current looping means is made from gold.
Claim 21
Dependent Claim 38 words
The semiconductor device package of claim 6, wherein: said semiconductor chip further comprises a pad for bonding said screening bonding wire between said bonding pad, and said screening bonding wire is bonded to said pad at one end.

References Cited (Backward Citations)

US3838443A Cited
JPH03286559A Cited
US5309019A Cited
US5536906A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-02-25 2000-08-26 2001-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-02-25 2004-08-26 2005-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-02-25 2008-08-26 2009-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag