US5604540A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Structure and method for a multistandard video encoder
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1995-10-24
•
Granted: 1997-02-18
•
Expires: 2015-10-24
Abstract
Abstract A structure and a method for providing a video signal encoder under the MPEG-1 and MPEG-2 standards are provided. In one embodiment, a novel scheme for mapping an image to an external memory allows fetching of video data by either field of frame. In addition, an automatic reload of a DMA channel memory allows automatic fetching of an entire 20×20 luma reference picture area, or a 12×12 chroma reference picture area, while crossing the minimal number of DRAM page boundaries. A novel dequantization instruction in the CPU of the video signal encoder allows efficient oddification of DCT coefficients according to MPEG-1 and MPEG-2 standards.
Inventors
- 👤 Bradley Howe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 23:11
CPC Classifications
H; H04; H04N; H04N11/00; H04N11/04; H04N11/042; H04N11/044; H04N19/00; H04N19/10; H04N19/102; H04N19/124; H04N19/126; H04N19/169; H04N19/186; H04N19/42; H04N19/423; H04N19/43; H04N19/433; H04N19/44; H04N19/45; H04N19/60; H04N19/61; H04N9/00; H04N9/64; H04N9/642; H04N5/00; H04N5/44; H04N5/46
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
164 words
A central processing unit in a video signal processing integrated circuit for an image processing operation, said image processing operation including a step of dequantizing elements of a matrix of discrete cosine transform (DCT) coefficients, said central processing unit comprising: a multiplier adapted for computing, for each DCT coefficient of said matrix of discrete cosine transform, the product of said DCT coefficient, an element of a dequantization matrix corresponding to said DCT coefficient, and a scaling factor from a dequantization scaling matrix corresponding to said DCT coefficient; an oddification circuit, receiving said product from said multiplier, for providing an oddified value obtained by oddifying said product when said product is even; and a selector circuit, receiving said product from said multiplier and said oddified product from said oddification circuit, for selecting, in accordance with a predetermined video processing standard, whether said product from said multiplier or said oddified product from said oddified product is provided as an output value of said central processing unit.
Claim 2
Dependent Claim
164 words
A central processing unit in a video signal processing integrated circuit for an image processing operation, said image processing operation including a step of dequantizing elements of a matrix of discrete cosine transform (DCT) coefficients, said central processing unit comprising: a multiplier adapted for computing, for each DCT coefficient of said matrix of discrete cosine transform, the product of said DCT coefficient, an element of a dequantization matrix corresponding to said DCT coefficient, and a scaling factor from a dequantization scaling matrix corresponding to said DCT coefficient; an oddification circuit, receiving said product from said multiplier, for providing an oddified value obtained by oddifying said product when said product is even; and a selector circuit, receiving said product from said multiplier and said oddified product from said oddification circuit, for selecting, in accordance with a predetermined video processing standard, whether said product from said multiplier or said oddified product from said oddified product is provided as an output value of said central processing unit.
Claim 3
Dependent Claim
50 words
A central processing unit, as in claim 1, further comprising means for storing an accumulated checksum, wherein said selector circuit selects as said output value of said central processing unit, for a predetermined one of said DCT coefficients, said oddified product, when said accumulated checksum is of a predetermined parity.
Claim 4
Dependent Claim
162 words
In a central processing unit in a video signal processing integrated circuit for an image processing operation, said image processing operation including a step of dequantizing elements of a matrix of discrete cosine transform (DCT) coefficients, a method comprising: computing, for each DCT coefficient of said matrix of discrete cosine transform, the product of said DCT coefficient, an element of a dequantization matrix corresponding to said DCT coefficient, and a scaling factor from a dequantization scaling matrix corresponding to said DCT coefficient; computing, in an oddification circuit receiving said product from said multiplication step, an oddified value obtained by oddifying said product when said product is even; and selecting, in a selector circuit receiving said product from said multiplication step and said oddified product from said oddification circuit, in accordance with a predetermined video processing standard, which of said product from said multiplier or said oddified product from said oddified product is provided as an output value of said central processing unit.
Claim 5
Dependent Claim
162 words
In a central processing unit in a video signal processing integrated circuit for an image processing operation, said image processing operation including a step of dequantizing elements of a matrix of discrete cosine transform (DCT) coefficients, a method comprising: computing, for each DCT coefficient of said matrix of discrete cosine transform, the product of said DCT coefficient, an element of a dequantization matrix corresponding to said DCT coefficient, and a scaling factor from a dequantization scaling matrix corresponding to said DCT coefficient; computing, in an oddification circuit receiving said product from said multiplication step, an oddified value obtained by oddifying said product when said product is even; and selecting, in a selector circuit receiving said product from said multiplication step and said oddified product from said oddification circuit, in accordance with a predetermined video processing standard, which of said product from said multiplier or said oddified product from said oddified product is provided as an output value of said central processing unit.
Claim 6
Dependent Claim
50 words
A method, as in claim 3, further comprising the step of maintaining an accumulated checksum, wherein said step of selecting selects as said output value of said central processing unit, for a predetermined one of said DCT coefficients, said oddified product, when said accumulated checksum is of a predetermined parity.
References Cited (Backward Citations)
US4835612A
Cited
US5153726A
Cited
US5091783A
Cited
US5124692A
Cited
US5251298A
Cited
US5416523A
Cited
US5315388A
Cited
US5408251A
Cited
US5453788A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-18 | 2000-08-19 | 2001-02-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-18 | 2004-08-19 | 2005-02-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-18 | 2008-08-19 | 2009-02-18 | $7700.00 | Window Closed / Lapsed |